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Opsomming
Die proefskrif ondersoek 'n alternatiewe manier om drywings omsetters te beheer.
Huidiglik word die meerderheid van omsetters beheer vanaf 'n sentrale
beheereenheid, wat dan stelsel data versamel vanaf een of meer meetstelsels. Soos die
drywingsvermoë van die omsetters toeneem, raak spannings isolasie en die aantal
beheerseine 'n probleem, wat nadelig is vir die betroubaarheid en vervaardigbaarheid
van die stelsel. As 'n alternatief, kan 'n aantal kleiner beheereenhede en meetstelsels
gebruik word. Die beheerders kommunikeer met mekaar, sowel as die hoof
stelselbeheerder deur middel van 'n optiese vesel netwerk, verbind in 'n ring
struktuur. Die proefskrif ondersoek die ontwerp van die beheerder en die toepassing
van gedesentraliseerde beheer in 'n aantal nuwe omsetter topologië. Die studie toon
dat sentrale beheer problematies kan raak soos die omsetters meer kompleks raak.
Die studie bewys dat 'n stelsel suksesvol bedryf kan word deur gebruik te maak van
gedesentraliseerde beheer deur dit in 'n praktiese opstelling toe te pas.
Summary
The dissertation presents an alternative approach to the control of power electronic
converters. The conventional approach is to use a centralized controller with one or
more measurement systems providing feedback. As converters become larger, in both
power rating and complexity, a number of drawbacks to this approach emerge. The
number of physical data paths increases and voltage isolation becomes a problem.
This has an adverse effect on the manufacturability as well as the reliable operation of
the system as a whole. An alternative is to use a distributed control approach, where a
number of smaller integrated control and measurement units are used. These units
communicate with the central controller via a serial daisy-chain communications link.
The dissertation investigates the design of such a controller as well as the application
of distributed control in a number of emerging converter topologies. It was shown
that centralized control has its limitations in modem power electronics in terms of
reliability, maintainability and manufacturability. A feasible distributed control
strategy was proposed and implemented and the operation was verified in an
experimental converter system.
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Chapter 1 Introduction
1.1 Introduction
The focus of this dissertation is to investigate the applicability of a distributed control
strategy to the field of power electronics, specifically the power electronic converter.
The second important aspect is the development of a generic power block or cell. The
design of the power block must not restrict the developer in the choice of converter
topology or power rating (within certain limits, as set by the individual power block).
Distributed control is not a new concept and has been applied in a variety of
engineering fields. There is a growing tendency to decentralize the control of medium
and large-scale systems. Typical examples are servo control in robotics used for
manufacturing and the automobile industry, where the so-called drive by wire concept
is being investigated. For example, in a standard automobile vehicle, the brake pedal
is connected to the wheel by using a hydraulic connection. With the drive by wire
implementation, the position of the pedal is measured and an electrical control signal
is sent to an actuator that activates the brake on the wheel. This implies that a high
level of reliability is required, because the safety of the driver and passenger is of
premium importance.
There are a number of advantages and disadvantages of a decentralized control
strategy, which will be discussed in the following chapters. Performance criteria used
during the evaluation include reliability, manufacturability and cost.
1.2 Distributed control applied to power electronics
The ever-increasing demand for better quality of supply leads to a bigger demand for
high-performance converters as well as high-power converters. As the number of
switching converters used by industry and the everyday consumer increases, the need
for more stringent EMI (electro-magnetic interference) compatibility increases.
The high power rating required for large machinery and drives can be obtained in a
number of ways. High-power drives (e.g. those used by the mining industry),
typically use a cyclo-converter for the power stage. Other converters simply increase
the DC-bus voltage or use parallel switches to increase the current rating. All these
converters use brute force methods to increase the power rating and are typically
associated with high levels of radiated and conducted EMI.
Introduction - Introduction page 2
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In order to lower the levels of EMI, the voltage and current transient must be
suppressed. This can be done with resonant topologies like the ARCP (auxiliary
resonant commutated pole converter) [23][24] and resonant DC and AC link
converters [19]. A second approach is to use multilevel converters. These operate by
breaking the output waveform into smaller steps by combing the outputs of a number
of converter cells. Included in this category are the diode clamped multilevel
converter, the flying capacitor multicelI [10] converter and cascaded multicell [27]
converter. A third approach is to use multiple converters and combine the outputs in
series [26] [44] [43] or parallel. The converter topologies will be discussed in more
detail in Chapter 2.
As the physical converter becomes more complex, the manufacturing and control
become more difficult. Factors like cooling, voltage isolation and wiring layout
become a major problem. Each device needs control and status feedback signals, as
well as measurements and power. The integrity of the signalling is also more difficult
to check due of the large number of states of these converters.
One possible solution would be to have a standardized power block with one input
and one output signal used for control, status and measurements, a standard power
supply input and connectors for the power switch. This power block would then be
responsible for the control of the voltage or current output, protection and
measurements. A block diagram for a generic power block is shown in Figure 1-1.
Measurement
Protection
Control
Communications
Figure 1-1 - Block diagram of power block
The self-controlled power block must be capable of functioning in a variety of modes.
Depending on the application and specific placement in the converter, it must be able
to operate as a voltage regulator, a current regulator or a DC-dump for regenerative
loads. The various modes of operation are discussed in section 3.4 and evaluated in
section 6.2. The solution presented in this dissertation is called the module controller.
The design of the controller is discussed in Chapter 5.
Introduction - Distributed control applied to power electronics page 3
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Having a power block is necessary but not sufficient for distributed control. Further
investigation must follow into the control aspects of a converter or power system
based on the decentralized control approach. Certain converter topologies will be
better suited for decentralized control than others will. This is discussed in
section 6.4.
A region of control must also be established when evaluating distributed control.
Certain topologies exhibit natural balancing of internal voltages and care must be
taken not to influence the operation of the converter. For certain converters it might
be better to expand the region of control to include a complete sub-converter and not
base the control on an individual power module.
1.3 Standardization
It is important to standardize the interfaces to and from the power block. This will
lead to lower manufacturing and assembly costs and ease the construction and
upgrade of large-scale converters. A standard for the control and status interface will
allow re-use of outer-loop controllers and allow for easier expansion of the converter.
1.4 Required background study
In order to investigate the distributed control of power electronics, a number of
diverse fields had to be investigated and combined. The dissertation can be broken
into four main fields of study and development, shown in Figure 1-2.
High-power and
bandwidth
measurement
technology
Digital control
technology
Client/server-
based
development and
interface software
High-speed digital
technology and
communication subsystem
Figure 1-2 - Main fields of study
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The first field concerns the power stage of the module controller. This includes the
power switch technology, the power electronic converter and identifying basic
building blocks for converters.
The second field covers the hardware needed for the control of the module controller.
Included in this field are the measurement system, the digital controller and the power
supply.
Distributed control implies that a number of separate control units exist, some or all of
which must communicate with a master controller. This requires the use of a
communications link. The power electronic application has very specific needs and
this forms the third field of study required for the successful evaluation of the
distributed control strategy.
The development of the required software forms the fourth and last field required.
The software covers the embedded control of the module controller and the
development software required to operate the evaluation system.
1.5 Summary of contributions
This section gives a summary of the contributions to the fields of power electronics
and control provided by this project. The main contributions are:
(I) Background study of current and emerging converter topologies.
(2) Identifying basic building blocks for the construction of converters.
(3) Identifying the requirements for building a generic power block.
(4) Background study on applicable serial communications protocols and
transmission media for high-voltage applications.
(5) Study of power supply topologies for high-voltage isolated circuits.
(6) Establishing and evaluating configurations for the generic power block.
Examples are current and voltage regulation.
(7) The detailed design and evaluation of a power block, called the module
controller.
(8) Identifying the converter topologies that can benefit from distributed
control and the implications for stability and control.
Introduction - Summary of contributions page 5
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(9) Identifying and implementing the protection required for the power block,
with special attention given to the additional protection needed when using
distributed control.
(10) Two case studies of multilevel converter applications companng the
centralized control vs. distributed control implementations.
(11) Evaluation of the module controller in a variety of converter
configurations.
(12) Identifying the software requirements for debugging and evaluating the
inner working of the module controller and implementing this as part of
the embedded controller software. This includes online inspection of
values and waveform capture.
(13) A client and server application running on one or more personal computers
for communicating with the controllers of the distributed converter.
Each of the above contributions is discussed in the following chapters and
summarized in the conclusions at the end of the dissertation.
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Chapter 2 Background of power converter topologies and control
2.1 Investigation of power converter topologies
2.1.1 Introduction
The basic building block of the power converters discussed in this dissertation is the
phase-arm (also known as a phase-leg), shown in Figure 2-1(a). They can be used
singly or in pairs, called half-bridge and full-bridge configurations, as shown in
Figure 2-1(b) and Figure 2-3 respectively.
Phase-arm Half-bridge topology
(a) (b)
top is off ITl- top is on [} top is off ~ top is on
~~~ ~~~ ~~oo ~~oo
output undefined I output; pos dc-bus I output; neg dc-bus I invalid, shorted dc-bus
Figure 2-1 - Basic converter building blocks (half-bridge)
In order to fully understand the consequences of a distributed control strategy, the
basic operation of each converter configuration was investigated. This is especially
important with the multi-phase, multi-converter and multicelI topologies.
The half-bridge circuit of Figure 2-1 has only two valid states, although four control
signal combinations are possible (shown in Figure 2-1). The anti-parallel
freewheeling diodes limit the possible output voltage levels to two, either +Y2Vde and
- YzVde, or +Vde and OV,depending on the ground reference point.
For a voltage source inverter (VSI), the DC-bus will be shorted if both switches are
turned on; thus it is an illegal switching combination. If neither IBGT is explicitly
turned on, the output voltage is undefined from a control perspective and the level at
the output will depend on the direction of the output current flow. The only time this
is allowed to happen is during the blanking time. The typical control signals fed to
the half-bridge are shown in Figure 2-2.
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top
Switching period
bottom
Blanking time
Figure 2-2 - Half-bridge control signals
The full-bridge configuration shown in Figure 2-3 is a combination of two half-bridge
converters. The output is defined as the difference between the two half-bridge
outputs. The switching combinations discussed for the half-bridge are applicable to
the full-bridge converter, although the possible switching states have doubled.
There are four switching states (pp, nn, pn and np), but two of the states produce the
same output voltage (called the zero states). The possible output voltages are +Vde.
-Vde and O'V, Although the zero states produce the same output voltage, they should
both be used to allow for a more even distribution of the conduction and switching
losses in the switches. This is usually not a problem with more intelligent regulators
(for example, the predictive current regulators) that make explicit use of the zero
states. Current regulators like the standard hysteresis controller do not make explicit
use of the zero states and produce only output levels of ±Vde.
Full-bridge topology
Valid switching states
state: pp
Vout=Q
state: nn
Vout=Q
~ state:pn
~ Vout=Vdc
~ state:np
~ Vout=-Vdc
Figure 2-3 - Basic converter building blocks (full-bridge)
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2.1.2 Basic topologies
The basic topologies discussed below are topologies where the output voltage or
current is produced by a single half-bridge or full-bridge. The output of each phase
has only two states and no multilevel outputs are possible. Outputs can either be
coupled, as in the case of the standard three-phase converter, or de-coupled as with the
three-phase, four-wire topology. The coupling, or cross-influencing of the outputs,
has a fundamental influence on the controllability of the converter, especially the
amount of system data needed for optimal control.
2.1.2.1 Three-phase converter with coupled outputs
A B c
Figure 2-4 - 3<p Inverter with coupled outputs
This is the most popular converter topology in use in the industry today. The outputs
of the three phases are coupled; therefore, the output of one phase will directly
influence the output of the other two phases. The star-point connection of the outputs
(shown in Figure 2-4) will change depending on the state of the converter switches.
There are eight converter states, two of which are called the zero states (all top or all
bottom switches on). Depending on the state, the forcing voltage can be either 0,
± 1/3Vdc or ±2/3Vdc. The availability of the zero states (0 forcing voltage) allows for
the reduction of the output current ripple. There is no path for zero sequence currents
to flow (output currents must sum to zero).
Optimal control of this type of converter requires system-wide parameters (for
example, load voltages, filter parameters and phase-arm currents) to be known. The
modulation scheme takes into account all these parameters and predicts the output for
the next switching cycle. Alternatives for optimal control are space-vector based
hysteresis, etc.
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2.1.2.2 Three-phase, four-wire topology
The star point of the connected outputs can be forced to a relatively fixed voltage by
connecting the star-point to the DC-bus capacitor center point, as shown in Figure 2-5.
The advantage of this scheme is that the outputs of the converter are de-coupled and
optimal control can therefore be implemented with only local parameters required
(local to the phase-arm, e.g. phase current and load voltage). The forcing voltage is
either \/2Vde or -lizVde. There are no zero states and this has a negative influence on the
ripple of the output current.
A B c
Figure 2-5 - Three-phase, four-wire topology
There is a path for zero sequence currents to flow, but this neutral current must be
absorbed by the DC-bus capacitors. Care must therefore be taken to limit the voltage
swing on the capacitors. For closed-loop current regulators, measurement offsets can
easily introduce DC currents. It is therefore advisable to measure and control the DC-
capacitor voltage, unless the output filter/load combination prevents the situation from
occurrmg.
2.1.2.3 Four-phase converter with switched neutral
N A B c
Figure 2-6 - 4<pConverter with switched neutral
An alternative to the four-wire topology described in section 2.1.2.2 is to connect the
star-point of the outputs to the output of a fourth phase-arm. The star-point can
therefore be forced to a specific (known) voltage.
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There are two basic approaches to controlling the output of the fourth phase-arm. The
first is to use a space vector controller operating in three dimensions (taking into
account the zero sequence currents). The second method is to pulse width modulate
the fourth phase-arm to emulate a fixed voltage, for example, the DC-bus capacitor
center voltage.
2. 1.2.4 Four-phase converler with clamped capacitor center tap
N A B c
Figure 2-7 - Four-phase converter with clamped capacitor center tap
The two topologies can also be combined to form the clamped capacitor center tap
topology. The fourth phase-arm is used to regulate the capacitor voltages. The
outputs of the three main phase-arms are completely de-coupled and each phase can
be controlled independently. The converter can handle zero-sequence currents and the
addition of the fourth phase-arm allows for smaller values of DC-bus capacitors.
2.1.3 Multi-device topologies
This section describes a number of converter topologies where multiple devices are
used to obtain a single output. These topologies are typically used where the current
and/or voltage rating required is higher than a single power device can handle. For
the discussion, it is assumed that the switches are IGBTs, mainly due to their wide
application in the industry, although similar topologies are possible with other fully
controlled semiconductor power devices.
The increased number of switching states opens up a completely new field of control
possibilities, but with this comes a completely new set of problems. Voltage and
current sharing between the switches must be taken into account, as well as the
sharing of switching and conduction losses. Most of the converters have a tendency
to balance naturally under steady state, but for applications requiring high dynamic
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currents or voltages (for example, an active power filter, APF), care must be taken to
prevent excessive unbalance and possible converter failure.
2. 1.3. 1 Direct parallel connected devices
The simplest way of increasing the current rating of a converter is to directly connect
a number of switches in parallel, as shown in Figure 2-8. This configuration is also
used in a number of standard IGBT modules, where multiple IGBTs are connected in
parallel inside the module packaging [35][37].
The use of the module is completely transparent to the designer of the converter.
Current sharing is not a major problem, because the IGBTs are closely matched. The
positive temperature coefficient (i.e. the resistance increases with a rise in
temperature) of the IGBTs will also help the current sharing if slight mismatches in
the devices are present.
A1 A2 An
Figure 2-8 - Direct parallel connected devices (single phase)
All the gate control signals are connected together in the top and bottom sets ofIGBTs
respectively and therefore no additional switching states are possible. The advantages
of the configuration are the simple control of the converter and the low number of
passive components. The disadvantage is the high current ripple, as all switches in
the converter are switched simultaneously.
2. 1.3.2 Direct series connected devices
If a higher DC-bus or output voltage is required, a number of switches can be used in
series. This will increase the blocking capability of the converter. As in the case of
the parallel devices, a number of configuration possibilities exist. The simplest
configuration is to connect the devices directly in series, as shown in Figure 2-9.
In the ideal case all the switches in the top or bottom set would turn on and off at the
exact same time and sharing of the bus voltage would result. In a practical setup this
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is not true and extra components are needed to aid the voltage sharing. The addition
of a snubber to each of the switches will slow the switching action and allow the
voltages to share more evenly [44]. If faster switching times or more accurate voltage
sharing is necessary, the IGBT collector-emitter (VCE) voltages can be measured and
the gate-drive signals can be controlled actively. The IGBT voltages are thus shared
by controlling the turn-off and turn-on times of the individual IGBTs.
Figure 2-9 - Direct series connected devices (single phase)
Although low-level control can be added, the converter still has only two states from a
control perspective. Advantages of the topology are the higher DC-bus capability and
the simple higher-level control of the converter. The disadvantages are the voltage-
sharing problems and the high-voltage transients present at the output (output
switches between +Vde and 0).
2.1.3.3 Parallel connected phase-arms
An alternative configuration for increased the current rating is to connect the phase-
arms in parallel through a number of filter inductors. The topology is shown in
Figure 2-10, where the phase-arms are connected in parallel through the filter
inductors Lf] to Lfn. The inductance values for the phase-arms may differ by design,
although in a typical converter they will be the same, as this simplifies the control.
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Figure 2-10 - Parallel connected phase-arms (single phase)
A number of approaches can be taken with the control of the converter. The simplest
form of control would be to measure the combined output current (lout) and pass the
same duty cycle to all the phase-arms. The control signals can be shifted relative to
each other (called interleaved switching) and will result in a decrease of the output
current ripple. Advantages of this configuration are that the output power can be
increased arbitrarily by adding additional phase-arms and switching current harmonics
can be decreased in both the output current and DC-bus capacitors. The main
disadvantage is the addition of extra filter inductors.
2.1.3.4 Diode-clamped multilevel
An alternative to the direct series connection of the switches is the diode-clamped
multilevel converter shown in Figure 2-11. The levels of a multilevel converter are
generally meant to indicate the number of voltage levels available at the output of the
converter. A single phase-arm has two levels; either Vde or 0, depending on the top or
bottom switch conducting (refer to section 2.1.1 for more details).
The converter shown in Figure 2-11 has 4 levels (Vde, 2/3Vde, 1/3Vde and 0). For each
level added to the converter, two additional switches and two clamping diodes are
needed. The required voltage blocking capability of the clamping diodes scale with
the number of levels and typically a number of similar diodes are used in series.
The number of output levels leads to finer control of the output voltage of the
converter. For three-phase converters, the number of states increases and for low
modulation indexes there are redundant voltage states. Redundant voltage states are
those states where more than one switch combination can give the same output
voltage. Utilization of these states is needed to allow active sharing of device usage
(sharing of conduction and switching losses).
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Figure 2-11 - Diode-clamped multilevel (single phase)
2. 1.3.5 Flying capacitor multiceli converter
There are two distinct representations for this topology. The first representation,
shown in Figure 2-13, shows the cell architecture of the topology. The alternative
representation shows the series connection of the power switches, as shown in
Figure 2-13. The topology is also known as the imbricated cell multilevel topology.
gl1
_L_
glO
_L_
~
gb1
~
gbO
Figure 2-12 - Flying capacitor multicell converter (cell representation)
Each additional cell added to the converter enables the converter to handle a larger
DC-bus voltage. The voltage and current rating of the power, switches are identical,
independent of the number of cells. The capacitance of the cell capacitors (Cdel to
Cden) are the same, but the voltage rating of each additional cell must be able to handle
the increased DC-bus voltage rating.
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Figure 2-13 - Flying capacitor muIticelI converter (topology representation)
2.1.3.6 Multi-converter, series stacked
A number of full-bridge converters can be connected in series, either by connecting
the DC-buses or by connecting the output voltages in series. The first topology is
called the series stacked multilevel converter [43] and the second topology is called
the cascade multilevel converter [27], described in section 2.1.3.7.
The series stacked multilevel converter is shown in Figure 2-14. It consists of a
number of similar full-bridge converter and filter combinations.
Figure 2-14 - Series connected converters (single phase)
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The DC-buses of the converters are connected in series and the outputs are connected
to matching primaries of the output transformer. The filter capacitors (Cr) can also be
removed and replaced with a single filter capacitor (Cfs) on the output of the
transformer. The disadvantage of this is that higher ripple currents will flow through
the transformer windings, but the leakage inductance of the transformer can be used
as part of the filter inductance.
The converter has excellent balancing characteristics under steady state conditions
[43]. All the components of the converter, except for the transformer, are rated at a
single level of the converter. This includes the capacitors and switches and no
additional diodes are needed for clamping. The only disadvantage is the requirement
of the specialized transformer, which has to be designed with a predetermined number
of levels.
2.1.3.7 Cascade multilevel
The cascade multilevel converter [28] [30] is constructed by cascade connecting the
outputs ofa number of full-bridge converters together, as shown in Figure 2-15.
Each of the full-bridge converters, called a cell, has three states, +V de, -Vde and o.
Each cell can contribute a positive DC-bus voltage, a negative DC-bus voltage, or can
be bypassed completely by switching the converter into one of the two zero states.
For low injection voltages, there are a number of redundant voltage states and
additional control must be applied to force equal device utilization [29].
Zioad
Figure 2-15 - Cascade multilevel (single phase)
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The topology requires an isolated supply for each DC-bus. If the device is used
purely for reactive power compensation, the isolated buses pose no problem. The
energy source can simply be replaced by a capacitor. The source of energy for the bus
can be obtained from batteries, fuel cells, solar panels or rectified DC from isolation
transformers.
The converter requires no components with a voltage rating higher than that of a
single cell. The converter is ideally suited for series voltage injection application and
bypasses the need for a series injection transformer [27].
2.2 Basic building blocks
From the preceding discussion of the converter topologies, it can be seen that most of
the converters can be constructed from a number of basic building blocks. To qualify
as a building block, the circuit must be repeated within the converter and be
controllable as a self-contained unit. All component values must preferably remain
unchanged between placements within the converter. The following configurations
are defined as building blocks: half-bridge, full-bridge and imbricated-cell. The
blocks or cells are shown in Figure 2-16, Figure 2-17 and Figure 2-18.
Figure 2-16 - Basic converter blocks (half-bridge)
Figure 2-17 - Basic converter blocks (full-bridge)
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Figure 2-18 - Basic converter blocks (imbricated-cell)
For the dissertation only one of the cells is evaluated. The choice of cell must be
flexible in usage and application.
The half-bridge can be identified in a number of the basic topologies, but for the
multilevel topologies, only the neutral point clamped (diode clamped) topology
contains some form of the half-bridge. The half-bridge cell of the diode clamped
converter can also not be controlled as a single unit, but rather the state all of the
switches of a single leg of the converter must be switched as a unit.
The full-bridge converter can be identified in the majority of the multilevel and
multi cell converters. Two converters requiring special attention are the series stacked
and cascade multilevel converters. The half-bridge can be identified as the basic
building blocks of the converters. The added advantage is that the blocks are the
same, with the same DC-bus voltage rating and current capability. This does not
necessarily imply that this must always be the case, because some form of hybrid
converter can optimize the voltage rating of successive blocks to achieve a certain
response on the output [31].
The imbricated-cell is a repeatable block identified as part of the construction of the
imbricated-cell multilevel converter. The main problem with the circuit is that the
voltage rating of each adjacent cell is different and increases linearly with the number
of levels of the converter. It is therefore impossible to construct a generic cell. The
voltage rating not only applies to the DC-bus capacitors of the cell, but the gate-drive
isolation and power supplies must also be rated at the highest voltage rating.
From the above discussion it is apparent that the full-bridge block is the most versatile
of the basic building blocks identified. The full-bridge is therefore chosen as the
fundamental power stage of the generic power cell used for the project.
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2.3 Summary
The chapter introduced a number of converter topologies, ranging from very basic
topologies to complex converters with many switches.
After investigating some of the standard and emerging topologies, a number of
fundamental cells can be identified. Large-scale converters can be built by combining
a number of these basic cells in different configurations.
From the discussion, three basic cells can be identified, listed below:
• Half-bridge or phase-arm
• Full-bridge (H-bridge)
• Imbricated-cell (flying capacitor)
Of the three identified cells, the full-bridge IS the most versatile. Multilevel
converters, built with the half-bridge cells, generally do not require different voltage
ratings or DC-bus capacitance for individual cells. The main disadvantage of the
flying capacitor topology is the increased voltage rating required for each additional
cell of the converter.
The full-bridge converter was chosen for the power stage of the basic building block.
The design, control and application of the building block are discussed in the
following chapters.
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Chapter 3 Analysis of the distributed control strategy
3.1 Introduction
Section 3.2 of this chapter grves a brief discussion of the traditional method of
controlling a converter or complete system, as in the case of an industrial power-
quality compensator. This forms an introduction to the control of more complex
systems, multilevel or multi-converter, and leads to the investigation of alternative
methods of control of these converters.
In section 3.3 the distributed control strategy IS analysed and a number of
configurations for the module controller are identified. Each configuration requires a
different set of measurements and control/status signals. The investigation further
determines the minimum requirement for the module controller to enable operation in
all of the modes identified.
3.2 Traditional control methods
This section investigates the typical controller requirements for a small- and large-
scale converter system. The Dynamic Power-Quality Compensator (DPQC) IS a
three-phase converter (optional 4th phase) connected in shunt with the load. The
PEC31 [25] (TMS320C31-based power electronics controller) is a controller designed
for laboratory proto typing of converter systems and applications.
3.2.1 Dynamic Power-Quality Compensator (DPQC)
The DPQC is a shunt power-quality compensator, capable of active power filtering
voltage regulation and DIP compensation. The device can be interfaced to a number
of energy sources, e.g. lead-acid batteries, flywheel energy storage or flow-cell
batteries.
The energy storage enables the device to compensate for dips and outages of the
supply. The system is an industrial unit and serves as a base for the discussion of the
requirements, control and construction (measurements, control, etc.) of an industrial
system. The topology is shown in Figure 3-1.
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3 or 4 phase I
Figure 3-1 - DPQC topology
3.2.2 Series stacked converter utilizing PEC31 controller
The PEC31 (Power Electronics Controller C31) [25] is a custom controller designed
primarily for the control of development and prototype systems. The initial design
focused on the control of three- and four-phase converters, but the controller has been
adapted for the control of multilevel converters like the cascade and flying capacitor
multi cell converters. The controller has also been used for the control of a three-level
series stacked converter. These complex topologies have highlighted the shortcoming
of a control/measurement system designed from the start to be flexible. Each
additional topology needs additional control signals and measurements and gives rise
to voltage isolation problems of the control signals and measurements. The need for
an improved method of control exists and this leads to the investigation into
distributed control. A case study of the series stacked converter is presented in
section 3.7.1.
3.3 Distributed control strategy
3.3.1 Connecting the blocks
The distributed control strategy differs considerably from the traditional centralized
control approach. Traditionally, all control signals originate from the central control
board and all system variables are fed back to the controller. For small systems, this
is still the preferred option. As the complexity of the system increases (for example,
more switching levels or multiple converters), the amount of information from the
converter increases dramatically and more control signals have to be generated.
The distributed control strategy splits the control between the various modules and/or
converters. Instead of having a centralized controller that processes all the data, a
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number of smaller controllers process data relevant only to the converter or module
currently being controlled. For the system to operate as a single unit, the converters
and modules are interconnected to enable the exchange of status and control
information. For now no assumptions are made about the physical characteristics of
the communications layer, as this will be discussed in detail in section 4.5. A number
of interconnect configurations are possible and some of the more standard
configurations are shown in Figure 3-2.
(a) Star
(c) Ring
(b) Hub
(d) Bus
Figure 3-2 - Module interconnect options
The choice of interconnect configuration has a drastic effect on the number of
communication links, the reliability (link and module redundancy), the required data
bandwidth and the data latency. The four main configurations are described below.
Depending on the physical medium used to communicate, a bi-directional link can be
either a single bi-directional or dual uni-directional (simplex) link. This becomes an
important issue for the final choice of layout, as this affects cost and reliability.
Star connection
The star connection IS probably the easiest configuration to understand and
implement. Each module has a separate bi-directional data link dedicated to the
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controller. The data bandwidth is therefore fixed, independent of the number of
modules being used. The problem is that the main controller has to be supplied with a
large number of link nodes and the system must be designed for a maximum number
of modules. The requirements will vary vastly from system to system and a large
number of redundant nodes will be wasted, leading to unnecessary extra cost.
(a) (b)
Figure 3-3 - Star configuration
The loss of a module or data link will disable the slave, but will not influence the
operation of the other slaves. Redundant data links can be added by simply
connecting a second link in parallel. Data latency is minimal and is not influenced by
the number of modules in the system.
Each module can be defined as a hub with one input and two output ports. The tree is
then formed by connecting one or two modules to the preceding module or hub, as
shown in Figure 3-4. The bandwidth requirement increases linearly with each
additional module added to the lower branch. All links are bi-directional and the links
of the bottom-most modules will not be utilized.
Figure 3-4 - Hub configuration
The loss of a module or data link will cause the lower branch to malfunction.
Redundancy can be added by linking each pair to both modules higher up. The loss of
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a single module or link can therefore be bypassed and, depending on the topology,
operation can be continued.
The maximum number of modules IS limited only by the data bandwidth and
maximurn allowable data latency from the main controller to the bottom-most
modules.
The communications ring is formed by connecting the output of each module to the
data input of the next module (also called a daisy-chain). All the links in the chain are
single direction only. The loop is closed by connecting the output from the last
module to the input of the main module, as shown in Figure 3-5.
c :
• 1 ,
! I I I
t, - - ---[---- - - - - ----~J-----'
Figure 3-5 - Ring configuration
The loss of a data link or module will break the flow of data through the link. Data
can be sent to all the modules upstream of the failed device or link, and data can be
received from all the modules downstream from the failed device or link. Link
redundancy can be added by using a secondary link that connects every second
module together. If a module fails, an alternative path is available to feed the modules
lower down the stream. The required bandwidth increases linearly with the number of
modules in the link. The worst-case data latency is from the main controller to the
last module in the chain. The maximum number of modules is limited by the channel
bandwidth and maximum tolerable data latency.
Bus
The bus configuration is only mentioned for completeness. All the devices connect to
a common bus. The bus must be capable of bidirectional communication and voltage
isolation is a problem. The bus configuration is therefore not suitable for this
application.
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3.4 Configuration options for module controller
This section shows how the module controller can be used in a number of
configurations. The configurations are also analysed to determine a core set of
requirements, as listed below:
• Type and number of communications channels
• Number of voltage measurements
• Number of current measurements
• Number of temperature measurements
• Number of gate-drive signals
• Maximum number of modules
The number of each of these subsystems will differ for different module
configurations. The proposed controller must therefore be designed according to the
maximum required number for each of the configurations.
3.4.1 Current regulator configuration
The configuration for a current regulator is shown in Figure 3-6. The output of the
phase-arm is measured and fed back to the controller. The DC-bus voltage is also
measured and fed back to the controller. The second voltage measurement is optional
and can be used for protection and/or control purposes.
The DC-bus voltage is used for protection and current control. The half-bridge can
also be replaced with a full-bridge. This has the advantage of doubling the effective
switching frequency, reducing the ripple and improving utilization of the DC-bus
voltage.
C1
,-------------- ---------- -,I \
I
I
I
I
I
I
I
Vdc
I
I
I\~------------- ----------- _,
Figure 3-6 - Current regulator configuration
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The requirements for the current regulator are summarised in Table 3-1.
Table 3-1 - Current regulator requirements
Subsystem Number required
Voltage measurements 1
Current measurements 1
Temperature measurements 1
Gate-drives 2 or 4 depending on half/full-bridge
3.4.2 Voltage regulator configuration
The configuration for a voltage regulator is shown in Figure 3-7. The phase-arm
output current is measured and fed to the controller. The signal can be used for
protection as well as for a high-speed inner-current loop. The output voltage is
measured for closed-loop control. The DC-bus is also measured for protection and
possible control purposes. As in the current regulator configuration, the half-bridge
converter can be replaced with a full-bridge converter for increased performance.
,-------------- ---------- -..
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Figure 3-7 - Voltage regulator configuration
The requirements for the voltage regulator are summarised in Table 3-2.
Table 3-2 - Voltage regulator requirements
Subsystem Number required
Voltage measurements 2
Current measurements 1
Temperature measurements 1
Gate-drives 2 or 4 depending on half/full-bridge
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3.4.3 DC-bus over-voltage protection
The power-cell must be able to protect systems from DC-bus over-voltage conditions
when connected to sources such as regenerative loads or the supply grid. The device
is typically called a DC-dump and, as the name implies, energy from the DC-bus is
dissipated in a resistive load. Traditionally, only a single switch is used to connect a
resistive load across the DC-bus. Some of the topologies described in the dissertation
connect conductors to the center tap of the split DC-bus capacitors. This can cause
the DC-bus capacitors to become unbalanced. Different leakage currents or
malfunctioning capacitors can also cause the voltages across the capacitors to become
unbalanced.
C1
,-------------- ---------- -,t \
I
Vdc
Figure 3-8 - DC-dump configuration
A special configuration of the module controller can alleviate this problem by
alternatively dissipating energy from the top and bottom capacitors into the resistive
load. The topology is shown in Figure 3-8. The switches are fired the same as for a
push-pull converter [1], rather than the standard phase-arm, as shown in Figure 3-9.
bottom
Figure 3-9 - Gating signals for DC-bus over-voltage configuration
The output current can be measured for protection and both capacitor voltages are
measured for balancing and control.
configuration are shown in Table 3-3.
The requirements for the DC-dump
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Table 3-3 - DC-bus over-voltage protection requirements
Subsystem Number required
Voltage measurements 1 or 2
Current measurements 1 (optional)
Temperature measurements 1
Gate-drives lor2
3.4.4 Capacitor center tap regulator
For three-phase four-wire converters, the star-point IS connected to the capacitor
center tap. Any zero sequence current will cause a neutral current to flow into the
capacitor center-tap. The neutral current will cause the capacitor voltages to become
unbalanced. A larger DC-bus capacitance will allow more unbalance to be handled,
while remaining within the voltage rating of the DC-bus capacitors.
The three-phase four-wire topology was shown in Figure 2-5, section 2.1.2. By
adding an additional phase-arm, the capacitor center tap voltage can be controlled, as
was shown in Figure 2-7. The voltage of the individual capacitors are measured and
controlled by regulating the output-current of the fourth phase-arm.
The configuration for the module controller for this topology is shown in Figure 3-10.
The configuration is a combination of the voltage regulator and DC-dump
configurations. This circuit cannot protect the converter from a DC-bus over-voltage,
because there is no method of getting rid of excessive energy. Both capacitor voltages
are measured, as well as the phase-arm output current.
,-------------- ---------- -,I \
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Figure 3-10 - Capacitor center tap regulator
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The requirements for the capacitor center tap regulator are shown in Table 3-4.
Table 3-4 - Capacitor center tap regulator requirements
Subsystem Number required
Voltage measurements 2
Current measurements I
Temperature measurements I
Gate-drives 2
3.5 Proposed module controller
This section describes the functionality of the proposed module controller and gives
an overview of how the module controller can be used in the construction of a
converter. The core set of subsystems is also determined by examining the
requirements for each configuration described in the previous section.
3.5.1 Requirements
The core functions are the minimum set of requirements of the module controller to
perform the various functions detailed in the previous section. From the tabulated
values given for each configuration, the following set of functions was identified.
Table 3-5 - Required functions of proposed controller
Subsystem Number required
Voltage measurements 2
Current measurements 1
Temperature measurements 1
Gate-drives 4
3.5.2 Functional block diagram of proposed controller
The functional block diagram of the proposed module controller is shown in
Figure 3-11. A more detailed block diagram is given in section 5.2. The controller is
capable of driving two phase-arms, enabling the full-bridge operation.
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Figure 3-11 - Functional block diagram of proposed module controller
3.6 Main outer-loop controller
Not all systems need a complex outer-loop controller. A typical example would be a
low-power uninterruptible power supply (UPS). For these cases the module
controllers can be connected in a closed loop and set to run autonomously. Any errors
that occur would be propagated through the communications loop and the modeons
will shut down automatically. Depending on the severity of the error, the system can
be set to automatically restart when the error clears. As large-scale UPSs require
complex switchgear and more extensive energy storage control, a master controller
would therefore typically handle the overall control of the system. An example of this
is the DPQC mentioned previously.
The eventual target application of the modcon is for larger converter systems, where
the construction and control of the system as a whole become a lot more complex.
These systems generally require complex outer-loop control and an additional
controller is necessary to act as the outer-loop controller, general system supervisor
and possibly a human interface. This controller is designated the main controller and
will always act as the master of the communications loop. A single master controller
can also be used to connect with multiple modcon loops. This bypasses the inherent
limit of the communications loop and allows the construction of more complex
systems.
3.7 System configurations
This section shows how the module controller can be used in a number of test
systems. The implementations are evaluated based on the number of interconnects,
the controllability and the estimated reliability of the distributed control approach.
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3.7.1 Shunt UPS using stacked converters
The stacked converter can be used to implement a UPS, where the DC supply is
higher than would normally be required for a single converter. The higher DC-bus
voltage has the advantage of lowering the current rating requirements. Typical
applications like railroad traction use a high DC voltage in the order of 3.3 kV.
Energy sources like super-conducting energy storage devices (SMES) also deliver a
higher DC-bus voltage.
The example discussed here is for a shunt UPS, using three converters stacked in
series. Only one of the phases is shown. A three-phase converter can be constr.ucted
using three of the converters shown in Figure 3-12 or, alternatively, the converters can
be replaced with three-phase converters.
The discussion concerns only the converter and not all the support circuitry and
switchgear needed for a complete industrial solution. As an example of an industrial
application, refer to Figure 3-1 for the DPQC topology.
The single phase using the standard centralized control approach is shown in
Figure 3-12. The number and type of measurements needed are determined by the
application and the level of built-in self-test (BrT) required. Each cell has only an
output filter inductor, with the output filter capacitor lumped together on the
secondary side of the transformer.
The main controller must measure signals at different voltage potentials and therefore
require isolated voltage (rVM) and current (rCM) measurement units. Depending on
the switching action, the measurements will also have a high common mode content.
It is therefore advisable to measure the voltage or current locally and send the result to
the master via an optic fiber connection.
Each converter is a full-bridge converter, requiring four gating signals and returning
one to four status signals. For industrial applications it is advisable to use a status
signal per switching device to allow for improved testability.
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Figure 3-12 - Single phase of shunt UPS using stacked converters (centralized control)
The total number of connections is summarised in Table 3-6, where it is compared
with the requirements for the distributed control approach. Advantages and
disadvantages of using the centralized control are discussed in the following sections.
The construction of the same phase-arm using the distributed control approach (i.e.
using intelligent power blocks) is shown in Figure 3-13.
Each cell is supplied with a local controller and measurement unit. The controller is
only responsible for controlling the switches of the cell and measuring the local
system variables (DC-bus voltage, output current, temperature, etc.). The combined
output of the converter is measured by a separate measurement system. Depending on
the ground reference, the measurements can be either local or isolated measurements.
For the distributed control approach, there is the option of including the output
measurement unit in the fiber communications loop. The measurement unit would be
similar to the module controller, except for the additional circuitry required for
switching the IOBTs.
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Measurement
unit
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Figure 3-13 - Single phase of shunt UPS using stacked converters (distributed control)
The requirements for the centralized and distributed control options are listed ill
Table 3-6. The current and voltage measure numbers do not refer to the physical
measurement unit (current transformer, hall-effect current or voltage transducers,
etc.), but rather to the measurement unit connected to the controller. The same
number of physical measurement devices must be used (because the same number of
measurements are used), but the type of measurement unit will differ.
For example, if the DC-bus voltage of the half-bridge is measured by the centralized
controller, the measurement must be an isolated DC measurement. The common
mode voltage of the measurement depends on the number of cells used.
If the same measurement is taken by the module controller, only a local measurement
is needed, because the voltage reference is the same voltage used by the module
controller. This signal will not have the common mode voltage problem and the
required common-mode range does not depend on the number of cells used. The
actual common-mode problem does not magically disappear, but the responsibility is
shifted to the power supply of the module.
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From Table 3-6 it can be seen that the requirements for centralized control are much
more elaborate. The number of fibers increase greatly compared to the number of
fibers for the distributed approach. As mentioned before, not all the measurements are
strictly needed for operation in all modes of operation. The redundancy can be used
to detect failing or broken measurement and control/status connections.
Table 3-6 - Summary of connections for series stacked converter
Control Status Voltage Current
fibers fibers measure measure
Series stacked (Centralized) 12 12 3 IVM 3 lCM
1VM (IVM) 1 CM (lCM)
Series stacked (distributed) with 4 I VM (IVM) I CM (lCM)
separate output measurements
Series stacked (distributed) with 5
inclusive output measurements
3.7.2 Series voltage regulator using a cascade multilevel converter
The cascade multilevel converter is an ideal solution for transformerless dip
compensation [27]. The device operates by adding a voltage in series to the supply.
The disadvantage is that an additional source is needed for charging the energy
storage of the cells. This is because drawing active power from the supply will cause
a dip in the load voltage.
The converter is constructed by cascading the outputs of a number of full-bridge
converters. For a three-phase system, three separate single-phase converters are used.
The converter using centralized control is shown Figure 3-14. Similar to the case
study of the series stacked UPS, this discussion only pertains to the construction and
operation of the converter and not to the support circuitry and switchgear required for
the fully operational product.
The device operates by injecting a voltage in series with the supply. The mam
controller must therefore measure the supply voltage to detect when a dip occurs. The
load voltage is not strictly needed, as this can be determined from the injected and
supply voltage. The measurement allows for self-testing and calibration, and can be
used to increase the performance of the device. The main advantage of using the
cascade converter (especially if a high number of cells are used) is that the individual
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cells can be switched at the fundamental frequency of the supply and need not be
pulse-width modulated at a much higher frequency.
Isolated
~ ~measurements
i+= ca
u't:._ Ol
Control 0.1:o ._
Series
voltage
Supply side
OF in OF out
OF in OF out
Figure 3-14 - Series dip compensator using cascaded converters (centralized control)
With the controller referenced to ground potential, the measurements must be isolated.
The measurements will have a high common mode potential, which will differ
according to the number of levels used for the construction of the converter.
OF in OF out
?OFin
S> OF out
The injection voltage is the sum of the individual cell voltages, although the current
flowing through the device will be the same (the load current). It is therefore not
possible to control each cell by using only the local measurements of the cell.
Each cell requires a separate DC-link and energy source. The main controller IS
responsible for sharing the energy usage from each cell [30]. This is especially
important if the converter is operated at a low modulation index [29]. For low
modulation indexes, there are a large number of redundant states available for
balancing the utilization of the energy sources.
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Series
voltage
Figure 3-15 - Series dip compensator using cascaded converters (distributed control)
Measurement
unit
Control
The summary (shown in Table 3-7) of connection requirements is very similar to the
series stacked converter.
Table 3-7 - Summary of connections for cascade converter
Control Status Voltage Current
fibers fibers measure measure
Cascade converter (Centralized) 12 12 3 IVM 3 lCM
2 VM (IVM) 1 CM (lCM)
Cascade converter (distributed) 4 1 IVM 1 CM (lCM)
with separate output 1 VM (IVM)
measurements
Cascade converter (distributed) 5
with inclusive output
measurements
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3.8 Analysis
3.8.1 Manufacturability
From a manufacturing view, the use of standard power blocks would ease the
construction tremendously. The designer picks the required power/voltage/current
rating, switching frequency and cell physical volume and constructs the converter
from the individual power blocks. The manufacturer of the power block is
responsible for guaranteeing that the power block will operate as specified. This is
similar to ordering standard analog and digital integrated circuits from a catalogue.
3.8.2 Reliability
Large-scale systems using multiple converters or cells have a large number of control
and status signals to drive and monitor the individual switches. It is not uncommon to
use low-cost plastic optic fiber for the signalling, especially if high-voltage and large
common mode signals are switched. Although the discussion will from now on refer
only to the plastic optical fiber interconnects, the discussion also applies to other
forms of interconnects, e.g. ribbon and twisted pair.
The electrical control signal is converted to light using a LED. The required power is
calculated for the length of the fiber and the expected transmission baud rate. The
receiver is a light-sensitive diode/transistor and converts the light intensity to an
electrical value. The received signal is a small AC signal superimposed on a variable
DC value. A quantizer is therefore needed to convert the signal to binary form.
A number of the low-cost optic fiber receivers include both the sensor/amplifier and
quantizer circuit in the packaging. An example of this is the Agilent HFBR series of
low-cost plastic fiber transmitters and receivers. The baud rate is usually limited to
below 10 MBd. Higher baud rate links require more sensitive receivers and are
usually AC coupled for increased sensitivity.
During the lifetime of the fiber, the plastic can degrade and become more opaque.
This allows less light to pass through and can adversely affect the signal integrity.
The problem is made even worse by badly polished fiber tips and tight comers when
routing the fibers in the target system.
Control and status signals are usually used point-point, where the gate-drive is either
on if there is light. The same holds true for the power device switch signal, although
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it is preferable to use an active high signal for status OK. This allows the controller to
detect a fault if the power switch power-supply fails or the fiber is disconnected.
After prolonged operation some of the control signals might lose integrity because of
the above-mentioned problems. This can be difficult to detect from the controller, as
operation of the converter can usually continue. The problem escalates as the
converter becomes more complex (more levels/cells, etc.). Additional circuitry can be
added to the switch drive circuit to detect excessive idle time or non-conforming
control signals. Alternatively, the control and status signals can be modulated
(e.g. frequency or pulse width) to check the signal integrity.
The use of the module controller with both the isolated power supply and
communications link allows the control circuit to be situated in close proximity to the
power switch. Additional data (e.g. status from slave devices) are sent via optic fiber
to the master controller. The data is encoded and a Frame Check Sequence (FCS) is
added to verify the integrity of data. This allows for a more reliable flow of
information.
3.8.3 Controllability
The use of multiple, separate controllers allows for more detailed control of individual
units of the large-scale system. This can be both an advantage and a serious cause for
concern. Care must be taken not to disturb the inner dynamics of the converter. The
interaction of cells within the converter has to be analyzed and possible unbalance
situations handled by the controller.
The additional level of control provided by the module controller can sometimes not
be used to the fullest extent. The cascade converter is a typical example of this
scenario. The traditional mode of operation of the cascade converter is to switch each
cell at the fundamental frequency of the output current or voltage. The switching
times for each cell are determined by looking at the overall parameters of the system.
If each module had to calculate its own reference signal, it would have to gather data
from each of the cells in the loop. The master controller would therefore gather the
data from the slave devices and write new reference values to the slaves.
Each cell of the cascade converter is supplied from a separate source. The source can
be a rectifier, battery or any source of active power. If only reactive power
compensation is needed, the storage can be replaced with only capacitors. If the
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source requires additional control for charging or maximum power point tracking (e.g.
lead-acid batteries and photovoltaic panels) the module controller can be used to
perform this function.
The module controller (configured as a half-bridge or even a three-phase converter) is
an ideal solution for the series stacked topology. The topology consists of multiple
identical cells that can be controlled individually. The only global data needed is the
total DC-bus voltage or DC-bus reference.
When the converter is controlled from a centralized controller, the assumption can be
made that the DC-bus voltages will balance naturally due to the losses in the system
[43]. This assumes that the same reference is given to each cell. If interleaved
switching is used, the references must be updated accordingly (i.e. do not use the
calculated reference for all the cells). If the same reference is used, it will introduce a
phase shift between the references, leading to an unbalanced voltage.
The distributed control version of the series stacked topology allows for the low-level
control of each individual cell. If the converter is used as a current regulator, the
unbalanced currents forced by the individual cells can dominate the natural balancing
of the converter. This can easily be caused by offsets in the current measurements or
discrepancies in DC-bus capacitor and filter component values.
Each cell can only directly measure the local voltage of the DC-bus, the injected
current and one additional voltage. It can be argued that the second voltage
measurement can be used to measure the total DC-bus voltage, but this would not
always be feasible because any number of cells can be stacked in series and the on-
board voltage measurement has a limited common mode and differential mode
measurement range. The cell therefore requires data external to the cell, be it the total
DC-bus voltage (determined by adding the individual measurements) or a DC-bus
reference voltage.
3.9 Summary
This section introduced the concept of distributed control as applied to power
electronic converters. Examples were given of systems using the classic centralized
approach and were compared with the distributed control approach.
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Options were given for connecting the modules together in a communications link.
The three viable options are:
• Star
• Hub
• Ring
Each configuration has advantages and disadvantages. The criteria are:
• Number of links
• Bandwidth requirements
• Channel latency
• Reliability/redundancy
A module controller was proposed that is capable of operating in a number of modes
or configurations. This allows for a very flexible power block that can be used in a
variety of topologies and applications. The modes of operation are:
• Current regulator
Voltage regulator
DC-bus over-voltage protection
Capacitor center-tap regulator
•
•
•
Two example systems were shown usmg distributed control. The discussion
evaluated the number of control signals required, reliability, signal integrity detection
and voltage isolation problems.
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Chapter 4 Interface requirements of the module controller
4.1 Introduction
This chapter discusses the choices and trade-offs that must be made when establishing
the interface standards for the module controller. The discussion does not deal with
technology-specific implementations, but rather deals with a number of basic concepts
for interfacing to the module controller/power device. The detailed design of the
module controller is discussed in Chapter 5.
4.2 Interfaces to the module controller
Figure 4-1 shows the interfaces required for the module controller to be used in a
distributed control environment.
/' '\
'I Communications I
I interface
I Power Supply
I
I
Power switch I....I~ ::terminals I
./
Figure 4-1 - Module controller interfaces
The three main interfaces are:
• Power switch terminals
• Power supply
Communications link•
The different interfaces will be discussed in more detail in the following sections.
4.3 Power switch terminals
The power terminals include the connections for the switch outputs and the DC-link
terminals. The power switch terminals and physical housing of the module controller
and power switch determines the physical layout and construction options of the
converter or system as a whole. The layout can be similar to the standard modules
available from the mainstream power module manufacturers like Powerex and
Semikron. An alternative and possibly more attractive solution is the hockey puck
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configuration. This will allow devices to be easily stacked for high power and voltage
solutions.
4.4 Power Supply
The power supply is probably the sub-component of any system that is most easily
overlooked. The power supply for the module controller is even more important,
because the design can easily limit the end user in the choice of converter topology
that can be realized with the power block.
The power supply is not only restrictive when using distributed controllers, but even
with traditional converter implementations. It is common practice to use local gate-
drive circuitry situated close to each power switch. Voltage isolation of both the
power supply for the gate-drive and the control and status signals is a problem.
Conventional two-level converters are easier to interface, because the gate-drive
circuits will be at known voltage levels relative to the controller ground. As
mentioned previously, the developer must not be significantly limited in the choice of
converter topology, even when stacking or chaining the blocks to form multilevel
converters. The power supply should therefore have a sufficient voltage isolation
capability to handle a predetermined number of levels.
There are a number of implementations available for the power supplies, not only the
individual components, but also the means of transporting the power to the module.
One limiting factor that will be present in most of the target systems is the
requirement that the module controllers must be powered before the rest of the system
can go online. This limits the actual source of power for the supply (batteries, mains,
etc.).
A common implementation is to have a central power supply that distributes power to
the individual gate-drive circuits. The power can be transmitted as a DC or an AC
source. In order to keep the cost low, the DC implementation is usually a regulated
supply with a fixed 50% duty cycle switched-mode power supply at each gate-drive.
A linear regulator is then used to for the final regulation of the power supply. This
method minimizes the filter components required at each gate-drive circuit and
requires a very simple circuit. An alternative would be to put a regulated switch mode
power supply at each gate interface, reducing the regulation limits for the distributed
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DC source, but requiring a more complex circuit at each gate-drive (for example,
isolated feedback and inductive filter components).
DC Full ]I[ § to rest ofvoltage bridge or Rectifier Linear thepush- regulator module
pull
s
source
Full ]I[bridge or § Linear to rest ofRectifier thepush- regulator module
pull
s
'--- Full ]I[bridge or § Linear to rest ofRectifier thepush- regulator module
pull
s
Figure 4-2 - Power supplies for controller and gate-drives (DC distribution)
With the AC implementation the main power supply is a separate switch mode supply
capable of handling the power requirements of all the gate-drive circuits and
controllers. The main advantage is that the power supply circuitry at each gate-drive
is very simple, consisting only of an isolation transformer, rectifier, DC reservoir
capacitor and usually a linear regulator. A diagram of the circuit of the power supply
is shown in Figure 4-3.
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source
Linear
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to rest of
the
module
to rest of
the
module
Linear
regulator
to rest of
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module
Linear
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Figure 4-3 - Power supplies for controller and gate-drives (AC distribution)
A number of choices must be made with the AC distributed power supply. The first is
the switching frequency and shape (square, sinusoid, etc.) of the AC waveform. This
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will have a major effect on the radiated EMI, as well as the size and design of the
isolation transformers and filter components used for the local power supplies.
The ideal situation would be to have power supplies that are powered directly from
the output or input of the power block. These implementations would alleviate the
requirement for high-voltage isolation and would place virtually no limit on the
choice of topology or configuration. The obvious problems with this configuration
are the bootstrapping of the supply and the wide input range requirement of the
supply.
4.5 Communications interface
The communications interface forms a very important part of the module controller
and together with the power supply and power-terminals establishes a standard for
interfacing to the power block.
This section investigates a number of standard communications interfaces and defines
a custom communications interface for the module controller by building on the ISO
reference model for communications subsystems [3]. The layered reference model is
shown in Figure 4-4.
Computer/controller
Application layer
Presentation layer
Session layer
Transport layer
Network layer
Link layer
Physical layer
----1
,,,,,,,
,
,,,
,
,
l Network environment l
, 'r--- ------ -- ------- ------- --- ---~
l_?_~~_~~_~i~~~~~~~ ,,
i Real system environment
L _
Figure 4-4 - ISO reference model for communications subsystems
The full reference model consists of seven layers, of which the first three layers are
network specific. The fourth layer (transport layer) forms the interface between the
lower network environment and the higher application layers.
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4.5.1 Serial communications background
This section discusses some of the important aspects and terms used when describing
various serial communications standards.
Synchronous, asynchronous, isochronous and plesiochronous:
Asynchronous is generally used to describing events that are not coordinated in time.
For communications systems an asynchronous signal is one that is transmitted at a
different clock rate than another signal.
Synchronous describes events that are coordinated in time. When synchronous
transmission is used for transmitting data, this means that all the clocks are referenced
to a single clock. The clock and therefore data are thus in synchronization.
Isochronous means equal in time and pertains to processes that require timing
coordination to be successful, such as voice and digital video transmission. An
example is voice data going from a source to a destination across a transmission
channel. The same rate of data flow is needed at the source and the destination.
Plesiochronous is used to describe operations that are almost, but not quite, lil
synchronization. Such a case could arise as the result of two systems having slightly
different clock frequencies. To correct for this, one of the systems must make a slight
adjustment. For data transmission this means that a data unit might have to be
inserted or deleted.
Synchronous versus asynchronous transmission:
According to [3], the strict definition of asynchronous transmission is when the
transmitter and receiver clocks are running asynchronously to each other while the
data is being transmitted. Generally, it also indicates that data is being transmitted as
individual characters or bytes, including a start bit and possibly a stop bit. The start
and stop bits are used for synchronization.
Physical layer
The physical layer consists of the physical medium as well as the electrical interface.
The physical medium determines the EMC susceptibility, link length and voltage
isolation capabilities of the communications link. The link for the module controller
is a closed system and therefore RF transmission is not an option.
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The standards mentioned in section 4.5.1 run on one of three physical mediums.
These are copper conductor, optic fiber and through-the-air infrared. Reliability
excludes the infrared transmission, therefore only copper conductor and optic fiber
will be considered. The optic fiber link provides high-voltage isolation and the
physical medium is not susceptible to EMI. The copper conductor-based link can be
used with isolation transformers to provide high-voltage isolation. The physical
medium IS more susceptible to electromagnetic interference and the transformer
solution requires an AC-coupled signal and therefore continuous transmission.
Depending on the topology, the common mode voltage on the transformer can be very
high and change with very high dVIdt. The switching of the converter is stochastic
and therefore the high dV Idt common mode changes cannot be predicted and
compensated for. This will adversely affect the data integrity; therefore the optic-fiber
link was chosen for the final design.
There are two main classes of optic fiber, namely glass and plastic. These are further
categorized as single or multi-mode. The module controller requires a low-cost link
with relatively short lengths of fiber. The standard plastic optic fiber was therefore
chosen for the link.
Link layer
The link layer builds on the physical layer and IS responsible for the reliable
transmission of data across the physical medium. The connection can be either
connectionless or connection oriented. The connectionless version uses a best-try
approach and if errors are detected in the received data, the data is simply discarded.
The connection-oriented approach tries to provide error-free communication by
adding retransmit functionality. The limited bandwidth and strict timing requirements
of the module controller communications link leans more towards a connectionless
implementation; therefore erroneous data is simply discarded within tolerable levels.
Data transmission
All module controllers are assumed to be running asynchronously, with a local clock
generated on board for control and timing purposes. The assumption is made that a
clock signal of 40 MHz (l% tolerance) is available for the communications link and
can be independent of the controller clock.
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There are two types of communication links, defined as either asynchronous or
synchronous. A typical example of asynchronous transmission is the RS232 serial
link found on most personal computers. This type of transfer is usually used when
data transmission is intermittent, for example, the keystrokes of a person typing on a
keyboard. The clocks of the transmitter and receiver run asynchronously. When a
byte of data is sent, the receiver synchronizes with the incoming data by detecting an
additional start bit that precedes the transmitted data, called bit synchronization. The
rest of the data is then merely clocked in at specific timing intervals. The local clock
typically runs at 16 times the transmitted data, so slight variations in the clock
frequencies can be tolerated. The length of the data word has a significant influence
on the maximum tolerable frequency error. For 16 times over-sampling, a maximum
data length of 8 bits is advised.
For synchronous transmission it is assumed that the clocks of the transmitter and
receiver run synchronously. The distinction between synchronous and asynchronous
transmission is sometimes not clearly defined. An alternative distinction is that there
is no start bit transmitted for synchronous transmission, but that data is transmitted as
contiguous bits.
Synchronization of the clocks can be done in a number of ways, the simplest of which
is to send the clock signal on an additional line. For the module controller the extra
signal will require an additional optic fiber and is therefore not a viable option. The
second option is so encode the clock signal as part of the data (forcing signal
transitions for each data bit transmitted) and then extracting the clock signal at the
target system. An example of this is Manchester encoding [3].
A third method is to use a digital phase locked loop (DPLL) on the received data. The
DPLL generates a local clock that is used to clock out the data from the incoming
stream. The input clock of the DPLL typically runs at 32 times the transmitted data,
which can be significant if the transmission rate is high. In order for the DPLL to
maintain a lock on the data stream, sufficient signal transitions are needed. The data
is therefore encoded to ensure sufficient transitions in the data stream, typically at
least one transition for every 5 bits. The PLLs require a certain amount of time to
lock onto the clock signal (acquisition time). It is therefore advantageous to have
continuous transmission of data, even when there is no data to send.
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There are also hybrid schemes that combine the two above-mentioned techniques, for
example, Manchester encoding (at least one transition for every bit transmitted) and
the DPLL. The input and local clock ratio can the dropped below 32. The above-
mentioned methods differ in their utilization of channel bandwidth. The number of
signal transitions per second is measured in baud. The bit rate can be higher than the
baud rate if multiple bits are represented by a single entity, for example, the phase and
the level of the signal can represent data, both of which can change simultaneously.
For the embedded clock transmission there is more than one way of extracting the
clock and data. The low-cost method is to use a sampling clock of around 8 times the
data rate. A programmable logic device (PLD) then extracts the edges from the
sampled input data. The edges are then used to generate the bit-sampling clock. For
relatively low data rates (less than 5 MBd), this is a viable solution. As the
transmission rate increases to 20 MBd and above, the sampling frequency required
becomes excessively high and requires the use of an alternative approach for clock
and data extraction.
When the channel bandwidth is much higher that the required baud rate, alternative
schemes can be used, for example, pulse width modulation (PWM). As mentioned
previously, this type of scheme does not utilize the full data transmission rate
capability of the channel, but the transmitter and receiver circuits are much simpler.
Transport layer
The protocols can be divided into two mam categories, namely message-based
protocols and address-based protocols. This is only relevant for communications
systems that are capable of addressing multiple devices. Two systems connected
point to point with an RS232 serial link would not require the additional overhead of
an address-based protocol, unless multiple client devices can share the channel.
In a message-based communications link, the master does not send data to a specific
device; rather it broadcasts the data (message) to all devices and only the devices that
understand the message will accept the data. This can be an advantage; for example, a
shutdown command can be broadcast to all devices. On the downside, all slave
devices must receive and interpret all the transmitted messages and additional
information must be added when more than one device of the same type resides in the
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communications loop. A practical example of this is UDP (User datagram protocol),
where the data packet is broadcast on the LAN or WAN.
With the address-based scheme, the master transmits the data to a specific slave by
adding the address of the target to the packet of data. The advantage of this is that
data can be sent to a specific target (for example, a current reference update). The
downside is that broadcast messages are not possible. During an emergency
shutdown, a command must be sent to each target separately, but this might not be a
problem if the delays are acceptable. A practical example of such a protocol is TCP
(Transmission control protocol) used in LANs and the Internet. Each target is
uniquely specified by a 32-bit address called an lP. The inclusion of an additional
16-bit port number allows for addressing specific sub-systems within the target
(multiple connections, processes or applications). The address-based protocol also
has advantages with larger-scale networks, where routers can determine the exact path
of the data packet, freeing bandwidth on the other channels.
The transmission rate required for the distributed control approach will vary widely
depending on the converter topology and the level of control required. Some
applications can have a module controller based converter acting as a UPS and
running virtually autonomously. The main controller is then only responsible for
sending an RMS voltage reference and gathering status information.
At the extreme opposite of the implementation, the main controller can send the duty-
cycle information to each sub-module in the UPS for each switching cycle, while
gathering system information such as load and supply voltages. This approach
requires a lot more bandwidth than the previous approach.
For speciality cases the two methods can be combined to form a hybrid-addressing
scheme. The address can be split into multiple fields, e.g. group and device address
fields. For a target to respond to a packet of data, both the group and device address
fields of the incoming packet must match the appropriate fields of the target. Specific
device addresses can be reserved for broadcast packets. This approach was used for
the module controller and will be discussed in more detail in section 5.4.
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4.5.2 Standard communications interfaces
A number of existing serial communications interfaces are already in use in
commercial and industrial equipment. Some of the more widely used standards are
listed in the following section.
The links run on a wide variety of physical mediums and protocols. The requirements
for the module controller are very specific and only a subset of the functionality of the
above-mentioned standards is needed. The distributed control approach has a few
additional requirements that some of the standards do not fulfil.
4.5.2.1 MACRO (Motion and Control Ring Optical) [48]
The link uses a twisted pair or glass fiber to transmit data in a ring structure. The
maximum data rate is 125 Mbit/s and the latency associated with a device is
approximately 1 us, The total number of devices is 16 per master, with a maximum of
16 masters per ring. MACRO seems to be an ideal solution, except for the relatively
high price of the glass fiber based optic fiber link (approximately $65.00 according to
[48]).
4.5.2.2 SERCOS (Serial Real-time Communication System) [49]
The link is used for motion control systems and uses a fiber optic link for data
transmission. The main problem with the link is the relatively low speed of 1 Mbit/s.
The plan is to introduce a faster version at the start of January 2002, with speeds of
2/4/8/16 Mbit/s. The link has the ability to perform cyclic transfers for real-time
application (e.g. the current reference updates and PWM references that must occur
periodically), but the minimum cyclic rate is currently 62.5 IlS.
4.5.2.3 CAN (Controller Area Network) [51]
CAN is a serial bus system with multi-master capabilities, running on a common bus.
All CAN nodes are able to transmit data and several CAN nodes can request the bus
simultaneously. The serial bus system with real-time capabilities covers the lowest
two layers of the ISO/OSI reference model. The protocol is message based (with
individual priorities). Currently, the maximum speed is 1 Mbit/s.
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4.5.2.4 USB (Universal Serial Bus) [52J
USB is a serial communications link connected in a hub configuration. The currently
available version is USB1.1, with a maximum transfer speed of 12 Mbit/s. USB2.0
will allow for data rates up to 480 Mbit/s. The link allows for isochronous and
asynchronous transfers. The link is intended as a low-cost solution for connecting
peripheral equipment to personal computers. Currently, there is no optic fiber version
of the link available.
4.5.2.5IEEE 1394 (Fire wire) [50J
Fire wire is a serial link with a tree network topology. The link can use both twisted
pair and optic fiber. Transfer modes include isochronous (125 IlS) transfers for real-
time applications and asynchronous transfers. A maximum of 63 devices can be
connected. According to [49], the update rates 4 kHz for position and velocity loops
and 16 kHz for current loops.
4.5.2.6IrOA (Infrared transmission) [53J
IrDA is an asynchronous communications link making use of infrared signals to
communicate with slave devices. The transfer rate ranges from 9600 Bd to 4 MBd,
with a 16 MBd also defined. The link is intended for connecting peripheral devices to
mobile and personal computer equipment.
4.5.3 Synchronization and data transparency
For communications sub-systems where only the data is available and no additional
signals are used for synchronization (e.g. frame sync, etc.), some method must be
established to detect the start and end of a packet of data. Special characters can be
reserved for flagging the start and end of a frame of data.
This section describes some of the methods to obtain data transparency when using an
asynchronous communications link like RS232 or IrDA. A method is needed to
determine the start and end of a frame of data. The above-mentioned links can only
send byte length characters (5-8 bits per data unit for the standard UARTs used for
RS232, e.g. 16550). The control flags must therefore be embedded in the data stream.
There is more than one implementation, but they all fall under the same category
known as byte or character stuffing. Two standard methods are described below.
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4.5.3.1 RS232 character stuffing
A number of control characters are defmed for the RS232 protocol and some of the
control characters relevant to this discussion are listed below:
• DLE Data link escape character
• STX Start of text character
• ETX End of text character
If the data to be transmitted is purely text, the control characters will never appear in
the data stream. Sending an STX character signals the start of the frame, while an
ETX character signals the end of the frame. If the data is pure binary, the STX and
ETX characters can appear as part of the data stream. A method must therefore be
devised to make the character stuffing transparent to the receiver.
The character DLE is used to signal that a control character will be sent; therefore the
start of a frame is signalled by a DLE/STX pair and the end of the frame by a
DLE/ETX pair. If a DLE character appears as part of the data stream, a DLE/DLE
pair is sent. The receiver checks for a DLE character and, if a second DLE character
follows, one of them is dropped.
This method has the drawback that the length of the frame is dependent on the content
of the data transmitted. The worst case is if the data stream consists of all DLE
characters. For sending large packets of data, the data can be compressed (for
example, run length encoding) and this will alleviate the problem mentioned above.
To summarize, a DLE character always signals a special character to follow (except
for another DLE). For this reason additional control character can be defined for
other purposes, without complicating the state machine or influencing the size of the
packet of data.
4.5.3.2 IrOA character stuffing
IrDA character stuffing differs from RS232 stuffing in the choice of frame delimiters
and interpretation of the characters. The relevant control characters are:
• BOF
EOF
CE
Beginning of frame
End of frame
Control escape
•
•
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With IrDA character stuffing, the control characters are not preceded by a special
character. The start of a new frame of data is simply signalled by transmitting a BOF
character. Multiple consecutive BOF characters can be sent to allow the receiver to
synchronize. Sending an EOF character signals the end of the frame of data. Unlike
the RS232 stuffing, a DLE character does not precede the control characters. A BOF
character that arrives at the receiver always signals the start of a new frame of data.
The IrDA stuffing scheme achieves data transparency by modifying the content of the
data to be transmitted. Similar to the RS232 scheme, the IrDA defines an escape
character, the CE (control escape) character to achieve data transparency. To detect a
control character, the receiver must check for each of three control characters. The
RS232 data transparency scheme, on the other hand, only has to check for the DLE
character. If a BOF, EOF or CE character is found in the data stream, the transmitter
inserts a CE character and complements bit 5 of the character (XORs the byte with
Ox20). This should only occur for the BOF, EOF and CE characters.
To summarize, BOF and EOF characters always signal the start and end of a frame of
data. If a CE character is received, the character is discarded and the next character to
arrive is stored with bit 5 flipped.
This scheme was used to achieve data transparency on the asynchronous serial link of
the module controller.
4.5.4 Requirements of the communications link
The requirements of the module controller communications link are:
• Low latency
• High integrity
• Low cost
• High-voltage isolation
• Low-power requirements
• EMC hardened
• Layered for compatibility and expansion.
Latency and bandwidth: Not all of the requirements are strictly needed for every
application or implementation. Low latency is only required for applications with a
high control bandwidth. Self-contained, low-power UPS type applications require
only slow synchronization and reference updates. The typical power electronic
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application has more than one clock domain or time scale. The power electronics
switch at a high frequency (typically in the order of 5 kHz), while the reference is at a
much lower frequency (usually a 50 or 60 Hz sinusoid). Higher dynamic applications
like active power filters generate higher frequency references, but these are still
synchronized to the system power frequency of 50 or 60 Hz.
The use of a central controller has the advantage that all the PWM earners are
perfectly synchronized. This allows for optimal ripple switching because the zero
states of the converter can be fully utilized. A method must therefore be devised to
allow for synchronizing the carrier frequencies of the target controllers. This is a
problem if the only link available is a low-frequency RS232 based protocol. The
synchronization process is discussed in more detail in section 5.4.
Voltage isolation and EMC: The module controllers operate III a harsh EMI
environment. The communications link is routed between modules with a wide
variety of ground potentials that change with a high slew-rate. The level of radiated
RF energy is also high. The link must therefore be able to operate in such a harsh
environment.
Power requirements: The power for the link must be drawn from the isolated supply
of the module controller. The power required must not place too high a demand on
the isolated supply, as this is usually very limited.
Layered implementation: The communications sub-system must be layered with
different layers interacting on different platforms. This allows parts of the link to be
replaced with a different unit (speed, isolation, etc.) without affecting the operation of
the link. The host software can communicate with the target devices through more
than one type of link simply by selecting a different driver for the physical link.
4.6 Summary
This chapter discussed the requirements for interfacing to the module controller. The
main areas of concern are:
• Power terminals
• Power supply
• Communications link
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The options for the power supply were given and fall into one of three categories:
• Distributed DC
• Distributed AC
• Local DC or AC tapped from the DC link or output voltage
A brief overview of a number of standard serial interfaces was given and options for
the communications interface were discussed. The requirements of the
communications link were given and discussed.
The design of the module controller is detailed in the next chapter.
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Chapter 5 Design of the module controller
5.1 Introduction
This chapter builds on the discussion of Chapter 4 and describes the specific
implementation of the module controller used for the experimental evaluation of the
distributed control strategy. The evaluation follows in the next chapter.
The design of the module controller entails both the hardware and the software needed
for control and debugging.
5.2 Detailed block diagram of module controller
Figure 4-1 shows the detailed block diagram of the module controller. The controller
consists of the communications link, power supplies, measurement system and gate-
drive isolation.
I Power supply ICommunications .----
interface
I I
I I I I
Protection
Protection
Voltage
measurement
[ [
Isolatione
I I
Q) Voltage
>
'C measurement
:!2DSP processor ~
(Il
I
Current
I"t: measurement I Power supply I
Q)
1:
I I I
Temperature
IMemory measurement
[ [
Protection
RS232 serial port
[ I'---- Isolation
Figure 5-1 - Detailed block diagram of module controller
The specific implementation was designed to be modular and allow for easy testing
and evaluation of the individual subsystems of the power block. The implementation
consists of a number of boards, listed below and shown in Figure 5-2.
• Unregulated power supplies
Gate interface and supply regulators
Controller main board
Controller measurement board
•
•
•
• Power supply main bridge
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Figure 5-2 - Interconnection hierarchy
5.3 Controller and gate-drive power supplies
The options for the power supply were discussed in section 4.4. The distributed AC
source was chosen for the specific module controller implementation, as this requires
only one main bridge for the power supply.
A number of choices must be made with the design of the distributed AC power
supply. The first is the switching frequency and shape (square, sinusoid, etc.) of the
AC waveform. This will have a major effect on the radiated EMI, as well as the size
and design of the isolation transformers and filter components used for the local
power supplies.
The choice was made to use a 250 kHz square wave. This leads to minimal passive
filter requirements and the switching frequency is a trade-off between power losses in
the isolation transformers (3F3 material) and the switches used for the switching
supply (MOSFETs).
To prevent saturation of the isolation transformers due to voltage unbalance, the
switching converter must deliver a balanced AC waveform to the isolation
transformers. A full-bridge converter was chosen instead of a push-pull converter,
because only one winding is used per primary (a split primary is needed for the push-
pull) and the full-bridge will deliver a balanced waveform to the transformers.
The push-pull has only a single switch in the series path, compared to the two for the
full-bridge converter. The push-pull is a better solution if the supply voltage is very
low. The converter for the power supply operates from a 48 Vde supply. The
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additional voltage drop across the second MOSFET will not influence the efficiency
or operation significantly and offsets the requirement for the split primary winding of
the push-pull option.
The power supply has a main isolation transformer, with two additional transformers
fed from the output of the main transformer, as shown in Figure 5-3. The secondary
transformers must only provide isolation from the controller ground to the gate-drive
circuit. If the controller ground reference is kept within the negative and positive DC-
bus rails, the isolation need only cover the DC-bus operating range. This value will
not change with additional levels added to the converter. The isolation rating of the
main transformer must be able to withstand the voltage of the additional cells.
+/-48V
ac input
+15V top
gate
+15V bot
gate
+/-15V
supplies
+5V
main
supply
Figure 5-3 - Transformer layout
The photograph in Figure 5-4 shows the gate-drive interface and power supplies. The
main isolation transformer can be seen in the center, with the two secondary
transformers supplying the gate circuits closer to the edge.
Figure 5-4 - Photograph of the gate interface and power supply
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5.4 Communications interface
5.4.1 Development of communications link
At the time of development there was no standard communications protocol that
fulfilled the needs of the module controller. The only link designed for real-time
applications was the SERCOS, but the need for high-voltage isolation and higher
bandwidth and low cost prevented the use of any of the previously discussed
standards. A custom standard was designed, based on the features from the standards
mentioned in section 4.5.1.
Two different links were developed for the module controller. The first is based on a
sampled, embedded clock link running at 10 Mb/s. The second link is based on the
standard RS232 protocol transmitted via optic fiber.
The reasons for the inclusion of an RS232 link are threefold:
• Firstly to test the module controller with a minimal implementation of a
communications link.
• The development software provided for the DSP used for controller is based
on the RS232 protocol.
• RS232 allows the controller to easily interface with any personal computer
with a serial port.
The design of the communications link follows the guidelines of the layered ISO
network reference model, described in section 4.5.
Network and transport layer
As mentioned in the preceding chapters, the modules are connected in a ring
configuration by daisy-chaining the output of one module to the input of the next
module in the ring. Data flow on a single link is in one direction only (called simplex
transmission), but the ring is a closed system, therefore data can be read from any
device in the system. The interconnect configuration of the modules is shown in
Figure 5-5.
Each module has a separate on-board clock signal, running asynchronously from the
rest of the modules. The clock frequency is specified to be within 1% of the nominal
clock frequency of 40 MHz.
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Figure 5-5 - Interconnecting the module controllers
The link must be able to operate with a variable number of modules in the link. The
total length of the link (bits stored) must be at least as long as the length of one
packet. A packet is not allowed to circulate around the ring more than once. Only the
main controller is allowed to transmit new packets on the link and is responsible for
removing the previous packet after a successful trip around the ring.
Each module also contains a buffer to hold the data received and to keep data ready
for transmission. The slave cannot initiate a transmit operation, but must be polled for
data by the main controller. This remains true while the link is operating correctly.
When the link is broken and a module detects that no data has been received from the
preceding module, an alert packet can be sent (containing the module ID number)
downstream to notify the main controller where the broken link was detected.
The clock frequencies of the devices are not synchronized; therefore the transmission
of data runs plesiochronously (almost synchronous). This implies that a target can
transmit data at a slower rate than it receives data from the previous device and a
build-up of data can occur.
5.4.1.1 RS232 optic fiber link
The RS232 optic fiber link is used by the host software to communicate with the
target devices. The configuration is shown in Figure 5-6.
The output of the serial port of the personal computer is converted to light by an optic
fiber interface board. Only the data transmit and data receive pins are used. The link
is then daisy-chained to a number of target devices, with the first device in the link
designated as the master.
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Personal
computer
(Host)
serial port
Module Module
Optic Fiber controller controller t--
interface ~ (Master) (Slave 1)
Module Module
'---- controller controller I+--
(Slave 3) (Slave 2)
Figure 5-6 _ RS232 optic fiber link
Data is received in frames with IrDA character stuffing to detect the beginning and
end of a frame of data. There are two types of packets: (1) host-to-target packets and
(2) target-to-host packets. The formats of the packets are shown below:
Target-to-host
variable length
HID
TID
DEse
DataO_L
DataO_H
...
Fes
HID Host ID
TID Target ID
DID Device ID
GlO Group ID
Host-to-target
length = (0, 1 or 2)
TID
eMD
DataO_L
DataO_H
...
Fes
CMD Command
DESC Description field
FCS Frame Check Sequence
OLen Data length
Figure 5-7 _ RS232 packet formats
Host-to-target
length = 3
TID
eMD
OLen
DataO_L
DataO_H
...
FeS
As the name implies, a host-to-target packet is used to send data to a target device.
The packet included the target identifier (TID), command (CMD), data and frame
check sequence (FCS). The target identifier consists of three fields, called the
broadcast (BC), group identifier (GID) and device identifier (DID). They are used to
determine if the target should respond to the packet. The command is also divided
into three fields, called the read/write (RlW), length and command identifier
(CMD_ID) fields. The fields are shown in Figure 5-8.
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7 6 5 4 3 2 0
eMD IRIWI Length I CMD ID [4..0]I -
DESe I Type [3..0] I I Length [4 ..0]
TID I BC I GlO [2..0] DID [3 ..0]
Figure 5-8 - Description of packet fields
Addressing modes: The host can send a frame to a specific target, broadcast frames to
all devices within a group or broadcast the frame to all devices in the loop. If the BC
bit is set, all devices will respond. Group broadcasts are done by setting the device ID
to 0 (reserved for this purpose) and matching the group ID.
There is one exception to the rule and that is if the read/write (RlW) flag is set. A
device will only respond to a broadcast if the read/write flag is cleared (write
operation). This prevents multiple devices from flooding and jamming the
communications link.
Command: The command consists of three fields, all of which must match for the
command to be executed. The same command identifier (CMD _ID) can thus be used
by more than one command type by changing the length field and the RlW flag. For
example, the commands for reading and writing a predefined reference will be the
same, except for the RlW flag. The commands defined for use with the module
controller are listed in Table 5-1.
Table 5-1 - Command definitions of module controller
Command Description
CMD NULL NULL
CMD SHUTDOWN Shutdown device
CMD START Start operation
CMD STOP Stop operation
CMD SLEEP Enter sleep mode
CMD WAKE Wake from sleep
CMD SYNC Synchronize timing
CMD RD STATE Read target state
CMD RD STAGE Read target stage-
CMD RD WDS Read word from data space
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CMD RD WPS Read word from program space
CMD RD WIO Read word from 10 space
CMD WR WDS Write word to data space_ _
CMD WR WPS Write word to program space_ _
CMD WR WIO Write word to 10 space_ _
CMD RD fNFO CNT Read number of info lines_ _ _
CMD RD fNFO STR Read info line_ _ _
CMD RD WADS Read word array from data space
CMD WR WADS Write word array to data space_ _
CMD RD REF Read reference
CMD WR REF Write reference_ _
CMD WR REF BNDS Write reference with bound check_ _ _
CMD RD MEAS Read measurement
CMD DACQ SfNGLE Perform single data acquisition_ _
CMD_DACQ_ SELECT Select channels for acquisition
CMD SET TIME Set target time_ _
CMD CALC CRC Calculate CRC of block_ _
Target-ta-host: When a command is sent with the R/W flag set (read operation), the
rnaster/host expects a reply from the target module. The format of the return packet is
specified in Figure 5-6. The header defines the length of the payload data and the
type of data. The packet is addressed to the host by using the identifier reserved for
the host (HID). The packet also contains the target identifier. This enables the host to
track the source of the received data.
The data type is used by the presentation layer of the host software to translate the
specific data format of the target to the data format of the host computer. The pre-
defined formats are listed in Table 5-2. The TMS320F240 uses 16 bits to store the
signed and unsigned integers. The floating-point format is a 32-bit IEEE float. These
are translated by the host application to the internal format used by the personal
computer.
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Table 5-2 - Predefined data formats
Type description
DATA TYPE CONTROL Control codes- -
DATA TYPE INT ARRAY Integer array- - -
DATA TYPE UINT ARRAY Unsigned integer array- - -
DATA TYPE CHAR ARRAY Character array- - -
DATA TYPE FLOAT ARRAY Float array- -
DATA TYPE REJECT Reject command- -
5.5 Main control board
The main control board consists of a digital and an analog section. The digital section
consists of the DSP (Digital Signal Processor), memory, PLDs (Programmable Logic
Device) and miscellaneous drivers and interfaces. The analog section consists mainly
of power supply measurement circuitry and comparators used for hysteresis control
and over-current protection.
5.5.1 Digital section
The digital section forms the heart of the controller and is responsible for executing
the control code and handling all of the communications with the outside world.
The section consists of the optic fiber transmitters and receivers, the two EPLDs, the
DSP, SRAM and interface buffers. The block diagram is shown in Figure 5-9.
PLO
(fiber)
PLO
(decode)
TMS320F240
OSP
Figure 5-9 - Digital controller block diagram
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Processor: The processor is a TMS320F240 DSP (Digital Signal Processor) targeted
specifically at embedded systems [48]. The device has internal FLASH memory for
program code, allowing the device to be reprogrammed in the field. The DSP has two
ADCs (Analog to Digital Converters) on-chip, each with an eight input multiplexer
and a resolution of 10 bits. This allows a total of 16 channels to be measured.
Programmable logic: Two EPLDs (Erasable Programmable Logic Devices) supply the
resources for implementing the external logic needed for address decoding and the
high-speed communications link. The EPLDs also combine the error signals
generated by the different protection circuits to drive the power protect interrupt of the
DSP. The errors are stored in a dedicated error status register for later analysis. The
power drive protect interrupt (PDPINT) of the DSP is a hardware-level signal for
disabling the gate-drive signals routed to the gate-drive board. This is the preferred
option because it bypasses the software and has a minimal latency from error to trip.
The block diagrams of the EPLD firmware are shown in Figure 5-10 and Figure 5-11.
There are slight variations between the master and slave devices, mainly in the
generation and detection of carrier and reference synchronization pulses.
high sync-pulse
detector
carrier sync detect
rx data in
low sync-pulse
detector
reference sync detect
line idle detector
line break detect
error status and
pdpint register
errror TOPO
errror BOTO
errror TOP1
errror BOT1
le break detect
over-current
sync enable tx data out
data bus
power drive protect interrupt
Figure 5-10 - Block diagram of EPLD firmware (slave)
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rx data in --1 buffer I-I-~·Iline idle detector ~ line break detect
oscillator
tx data (
carrier sync high pulse
,---------'-------*1
generator
reference sync low pulse
generator
sync enable
errror TOPO
errror BOTO
errror TOP1
errror BOT1
line break detect
over-current
error status and
pdpint register
data bus
power drive protect interrupt
Figure 5-11 - Block diagram of EPLD firmware (master)
Unfortunately, the logic resources are not sufficient to completely implement the high-
speed optic-fiber link together with the rest of the support circuitry needed for the
operation of the module controller. Only sections of the high-speed data extraction
could be implemented and tested. The final evaluation version of the module
controller implemented a synchronizing link only and together with the RS232 link
provided for communication and low-level synchronization and protection of the
system.
Memory: The slave modules are supplied with 32 kW of external SRAM (static ram).
The memory is used to store waveform. data captured by the data acquisition unit
coded into the embedded software. The data can be retrieved online by the host
software. All program code executes from internal FLASH memory of the DSP
controller. The F240 is a 16-bit DSP and uses a paged memory scheme to extend the
limited address range of the DSP. The data, program and input/output pages overlap
the same address range, but are differentiated by means of three separate strobe
signals.
The internal FLASH memory is mapped into the program space only (which is
difficult to access from c-code); therefore it is advantageous to copy data from the
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internal FLASH memory to the external SRAM before executing the program code.
Each module has an embedded string array for storing information concerning the
hardware and software capabilities of the slave device. An intelligent master can use
this information table to dynamically configure the slave devices during the start-up
sequence.
Optic fiber transmitters and receivers: The module controller has two sets of optic
fiber transmitters and receivers. The first set is used for the RS232 optic fiber link
implementation. The optic transmitter and receiver are a low-cost plastic fiber
solution from Agilent. The receiver has a built-in quantization circuit and can operate
at speeds of up to 5 MBd. The devices are very simple to use and no additional
circuitry is needed to interface with the fiber receiver. The driver for the optic fiber
transmitter is based on a quad nand gate. The outputs are connected in parallel to
supply the current needed for the LED in the fiber transmitter.
The second set of fiber transmitter and receiver is based on a higher-speed plastic
fiber solution from Agilent. The transmitter is a higher-efficiency version of the
above-mentioned transmitter and used the same driving circuit. The receiver does not
contain a built-in quantization circuit. The quantizer is based on a high-speed
differential comparator circuit. The input signal has a varying DC component
(temperature dependent) and is therefore coupled to the quantizer circuit via a high-
pass filter with a low cut-off frequency (similar to the AC-coupled version). The
dynamic signal range of the received voltage is relatively small (typically 0.7 V
maximum deviation) and the circuit is therefore more sensitive to noise. The circuit
theoretically allows for speeds of 0 to 32 MBd, according to [39]. The practical
evaluation of the circuit is shown in section 6.2.
Buffers and drivers: The rest of the circuit consist mainly of the necessary buffer and
driver needed to interface with external devices. The buffers that drive the signals to
the gate-drive board are open-collector drivers, allowing more than one voltage level
to be used. The input of the gate-drive board is the diode of an opto-coupler and
together they form a simple current loop. This type of interface is less sensitive to
noise coupled from external sources.
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5.5.2 Analog section
The analog section consists of the DSP internal analog to digital converters, the power
supply measurement unit, two temperature sensors and an external DAe with built-in
comparators. The measurement unit is defined as a separate entity and is discussed in
the next section. The block diagram is shown in Figure 5-12.
TMS320F240
81 Capture I
8-bit DAe with
Supply, voltage, comparators -temperature and Current
current
measurements
Figure '5-12 - Block diagram of controller analog section
Temperature measurements: The controller board of the module controller has an on-
board temperature measurement sensor for measuring the ambient temperature of the
controller. The temperature can be used to detect over-heating conditions, as this will
adversely affect the long-term operation of the controller.
An external temperature sensor can also be connected to the board to measure the
heatsink temperature. This temperature measurement can be used to detect over-
heating of the power switches. Most of the third-generation intelligent IGBT modules
incorporate some form of thermal trip. This should only be allowed as a last resort,
because only a limited number of trips are allowed during the lifetime of the device,
caused by warping of the module base plate, etc.
The temperature measurement can also be used to dynamically control the switching
frequency of the converter. If the temperature of the converter is too high and it is
imperative that operation not be interrupted, the switching frequency can be decreased
to lower the switching losses of the system. This scenario is typical of a UPS
(uninterruptible supply) type application.
Supply voltage measurements: The module uses a maximum of five supplies. At least
three supplies are needed for operation of the device; they are the +5 Vand ±15 V
supplies. The two additional supply lines are unregulated ±18 V supplies to
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optionally supply current to the active hall-effect sensor used for current measurement
(LEM LA 205-S 300A current sensor). The regulators for the primary supplies are
located on the controller board. The input and the output of each of the supplies can
be measured by the DSP controller and can be used for protection and online
monitoring.
Supply current measurements: The primary supplies are fed through current shunts
before entering the voltage regulators. The voltage across the shunt is measured by a
differential amplifier and passed to the DSP for measurement. The measurements can
be used to detect fault conditions and provide online status information.
External DAe: The controllers are supplied with a quad 8-bit DAC (digital to analog
converter) with built-in comparators. The DACs can be used to set trip levels that are
monitored by hardware. Two of the DAC channels are fed by the converter output
current measurement, allowing the module controller to use a form of hysteresis
current control. The outputs of the comparators are connected to the capture inputs of
the DSP. This allows the DSP to measure the time the converter spent in a certain
state to a high degree of accuracy (50 ns resolution).
Figure 5-13 and Figure 5-14 show photographs of the top and bottom views of the
module controller main board. The top view shows the DSP, SRAM clock and drive
circuits. The bottom view shows the two EPLDs and the optic fiber transmitters and
receivers.
Figure 5-13 - Top view of module controller main board
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Figure 5-14 - Bottom view of module controller main board
5.6 Measurement board
The measurement board is used to gather local parameters and system variables (e.g.
currents and voltages of the converter and supply/load) for control and protection
purposes. The individual measurements on the measurement board are described in
the following sections. The block diagram of the measurement unit is shown in
Figure 5-15.
DC-bus voltage
measurement
External DC/AC
voltage measurement
Scaling and
offset control
c"O
(~ (ijE 0
.0o ~
- Ol~eco-
Ol c
J: 8
Output DC/AC
current measurement
Figure 5-15 - Block diagram of measurement unit
Figure 5-16 shows a photograph of the top view of the measurement unit. The bottom
of the board contains the circuitry of the power supply current measurements.
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Figure 5-16 - Photograph of measurement unit
5.6.1 Voltage measurement
The controller is capable of measuring two differential voltage measurements. The
first measurement is dedicated to measuring the DC-bus voltage. This is an important
measurement, because an over-voltage will lead to the destruction of the power
switches. The measurement uses a differential input, allowing the system ground of
the controller to be referenced to any point within the range of the DC-bus upper and
lower limits. The controller ground can therefore be connected to the positive DC-
bus, the negative DC-bus or the DC-bus capacitor center tap, as shown in Figure 5-17.
The reference points for the controller ground are marked as GND ref GT, GC and
GN respectively (short for ground top, ground center and ground bottom). The gate-
drive circuit ground potentials are marked as DRV ref ET and EB (drive emitter top
and ground emitter bottom).
top switch conducting bottom switch conducting
GND refGC
GT-ET = 0
GT-EB = Vdc
GC-ET = -Vdcl2
GC-EB = Vdcl2
GB-ET = -Vdc
GB-EB = 0
Figure 5-17 - Ground reference points for controller
GT-ET = Vdc
GT-EB = Vdc
GC-ET = Vdc/2
GC-EB = Vdcl2
GB-ET = 0
GB-EB = 0
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Depending on the state of the top IGBT, the potential of ET will be close to the
negative or positive DC bus (GB and GT respectively). If the module controller
ground is referenced to either the top or bottom DC-bus voltage, the isolation circuits
of the gate-drives must be able to handle at least the full DC-bus voltage. With the
ground referenced at the capacitor canter tap (GC), the maximum deviation is half the
DC-bus voltage and the slew rate is thus also halved. The requirements for the gate-
drive power supply and opto-couplers can therefore be reduced.
The second voltage measurement (identical to the first, except for an increased
common mode range) can be used to measure either the output of the converter or the
DC-bus capacitor center tap voltage. The specific requirements for the measurements
were discussed in section 3.4.
5.6.2 Current measurement
The current measurement is used to measure the output current of the converter. The
module controller implementation is based on an active Hall-effect current sensor that
can measure from DC to 100 kHz. The current can also be measured with a current
transformer (CT), but this allows only for the measurement of AC currents. A third
approach is to use a current shunt at the output of the converter. The small differential
voltage across the resistive shunt is usually associated with a large common mode
voltage and high slew rate caused by the switching of the converter. This makes it
difficult to measure the current accurately.
The current can also be estimated by measuring the saturation voltage of the power
switches. This method is currently in use In a number of devices, although the
measurements are only used for over-current protection and not regulation. The
integrated measurement would be the ideal solution, because the external components
add to the cost of the module. In the case of the Hall-effect current sensor, the sensor
must also be supplied with power from the local isolated power supply.
5.7 Protection of power module and controller
This section gives a summary of all the protection that is available on the module.
Some of the protection was specifically added to prevent damage to the system caused
by mistakes made during development and testing of the system and might not be
included in a final industrial design.
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The protection options are:
• Power switch error (generated by the IGBT driver)
• Converter over-current (hardware trip level)
DC-bus over-voltage (implemented with software)
Heatsink temperature measurement (software test)
Power supply voltage measurements
Power supply current measurements
External analog mono-stable based watchdog
Controller ambient temperature measurement
RS232 communications watchdog timer
Carrier synchronization pulse watchdog (generated by hardware)
Reference synchronization watchdog
DSP watchdog timer
Software stage synchronization
Software address validation (generated internally by the DSP)
•
•
•
•
•
•
•
•
•
•
•
•
The protection falls into four broad categories:
Converter power stage: The operation of the converter power stage is protected from
over-current, over-temperature, short-circuit and over-voltage conditions. The
controller supplies the gating signals for the IGBT. To prevent shoot-through, the
controller inserts blanking time between the top and bottom signals. Any error signal
from the module will immediately cause the gating signals to become inactive. The
DSP is supplied with a watchdog timer to protect the devices if some external source
or software bug causes the software to malfunction. An analog watchdog was added
to the IGBT gate-drive board to ensure that the device enters an idle state if a trigger
pulse does not change level within a specified period. This will also ensure that the
drive board will shut down if the clock fails or the connection between the controller
and the driver board is broken.
Controller and power supply: The power supply protection includes the current and
voltage measurements of the individual supplies. They can be used to detect over-
current situations and verify that the secondary circuits are powered. The controller
ambient temperature can be used to monitor the temperature during certain periods of
activity. If the ambient temperature becomes too high, the components might start to
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fail and could lead to erroneous gating pulses. The temperature will also influence the
calibration of the measurement system.
Software: This category protects against mistakes made during the development of
the control software, but can also be used for the final product for built-in self-test
functionality. This category includes the DSP watchdog timer, software address
validation and software stage synchronization. The real-time nature of the controller
software requires that certain operations be performed on a regular basis. The stage
synchronization will detect if the execution time of a subroutine exceeds the
maximum allowable time for that stage.
Communications: The loss of the communications link during operation can cause the
system to become unstable. To prevent this unsafe situation, both of the
communications links are monitored for activity. If the idle time exceeds the
specified period, the converter will be shut down. The idle detection of the RS232 is
only applicable when the modules are in an active running state.
5.8 Module synchronization
Not every situation and application requires that the modules should be synchronized
at the PWM carrier frequency. Topologies like the stacked converter require that the
PWM carriers be synchronized if the natural balancing of the converter is used.
The modules of the ring are synchronized using a solution that requires both hardware
and software. The clock frequency is specified to be within 1% of the nominal
40 MHz. The DSP uses a divide-by-two clock for internal operation. Switching at
5 kHz results in 4000 clock cycles per switching period. The maximum deviation is
therefore 40 clock periods from the nominal 4000. Practical verification verified that
all the clocks were within 0.01% of the nominal40 MHz.
The solution for synchronizing the modules requires both hardware and software. The
carrier sync pulse detected by the EPLD is fed to the capture input of the DSP. A
change on the pin captures the current value of timer 2 and stores this value. Timer 2
is also the counter that is used for the stage timing. The captured value is then
compared to a reference value to determine if the local clock is running too slow or
too fast. The frequency of the carrier and stage counters are then modified to lock
onto the phase and therefore the frequency of the carrier. The frequency of the carrier
is adjusted by modifying the maximum value of the ramp counter.
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The master controller generates the carrier sync pulses. The sync pulses are usually
embedded within the data of the high-speed optic fiber link. Unfortunately, the
programmable logic resources available on the module controller were insufficient to
implement a complete high-speed communications link. A very simple
communications link was implemented, capable of generating and detecting reference
and carrier synchronization pulses. The slave devices detect the synchronization
pulses and generate the appropriate interrupt and capture pulses for the DSP. A
hardware watchdog timer in the EPLD detects idle time on the communications link
and will notify the DSP of this situation. The idle time can be caused by a faulty fiber
or forced by controller if a critical error condition occurs on the module. All of the
devices in the link can then be shut down simultaneously.
Converter topologies like the cascade converter typically switch at the fundamental
frequency of the power system. A dedicated reference synchronization character or
command can be used to synchronize the 50 or 60 Hz reference using the RS232 link.
If a high-speed communications link is not available, the AC power supply can also be
used to generate synchronization pulses.
5.9 Controller software
The embedded software must perform the following functions:
• Converter control (e.g. current and voltage regulation)
• Protection (software current limits, etc.)
• Data acquisition (waveform capture)
• Real-time communication with host software
The software listing for the module controller is given in Appendix C.
The software can be broken down into two major categories:
• Code that must execute at a specific time (synchronous time critical code).
• Code that can run asynchronously.
The module controller is set to switch at a fixed frequency of 5 kHz, but certain
operations must be performed at a higher rate, for example, the measurement and
communications sub-systems. The timing of the software is critical and is discussed
in more detail in the next section.
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5.9.1 Module controller software timing
This section describes the timing of the module controller. The controller makes use
of two of the internal timers of the F240 for pulse width modulation and stage timing.
DSP timer 1 is used for the PWM carrier and runs at half the DSP clock frequency.
The timer is set to operate as an up/down counter, resulting in a symmetrical or
asymmetrical PWM signal, depending on the update rate of the PWM references. The
references are double-buffered and can be updated at the end of stage 1 and stage 3.
DSP timer 2 is used for the stage counter and runs at the DSP clock frequency. The
timing relationship of the various ramp timers is shown in Figure 5-18.
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Figure 5-18 - Internal timing of the controller
An interrupt is generated at the start of each new stage. The values are then read from
the analog to digital converters and stored in the ADC tables for later use. The values
that are read from the ADCs were converted at the end of execution of the previous
stage. The conversion of a new set of measurements is then started. This set is used
for the time-critical measurements (DC-bus voltage, output voltage and output
current).
While the ADCs are busy converting the next set of measurements, the stage-specific
code is executed and the serial communications interface is serviced. After the
completion of the analog to digital conversion, the next set of measurements is started.
This set includes the less time-critical measurements like the temperature and power-
supply voltage measurements. Depending on the stage number, the new PWM
reference value is calculated and written to the PWM double-buffers. After each step
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the stage time is saved for debug and self-test purposes. The progress of the stage
execution is shown in Figure 5-19.
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Figure 5-19 - Controller stage timing
Only the time critical-code is executed within the interrupt routine. New data from
the communications channels are stored in buffers for later evaluation. After the
interrupt routine exits, the remainder of the 50 us period is available for executing the
asynchronous main control and supervisory code.
It is important that controller execute the correct code for each stage number. If the
code of one stage exceeds the limit of 50 us, synchronization will be lost. The timing
can be checked once every switching period. This is done during stage 0 execution.
The value and counting direction of the PWM carrier counter is read and checked
(must be smaller than half of the maximum counter value and counting up).
There are two additional stages defined that are used during initialization of the
controller. These are used for locking onto the incoming carrier synchronization
pulses and to ensure that the stages are synchronized to the PWM carrier (four stage
periods per PWM carrier period).
5.9.2 Operational states of the controller
Depending on external events (host or master commands, hardware interrupts etc.),
the state of the controller can change to reflect the new operational mode. The pre-
defined stages are listed in Table 5-3.
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Table 5-3 - Operational states of the controller
State name State definition
OPSTATE UNDEF Undefined state, error condition
OPSTATE NORM RUN Normal with outputs enabled_ _
OPSTATE NORM IDLE Normal idle, outputs disabled_ _
OPSTATE TIMEOUT IDLE Timeout occurred on communications link_ _
OPSTATE SYNC LOST Timeout occurred on sync-pulse extract circuit_ _
OPSTATE SHUTDOWN Module is shut down
OPSTATE SLEEP Module enters sleep mode
OPSTATE TIFLSH Module idle, ignores commands from host
OPSTATE WAIT SYNC LOCK Module waiting for synchronization lock_ _ _
OPSTATE WAIT STAGE SYNC Module waiting for stage synchronization_ _ _
Under normal conditions, the states will occur in the following order:
(1) OPSTATE_ WAIT_SYNC_LOCK (waiting for sync pulses)
(2) OPSTATE_ WAIT_STAGE_SYNC (waiting for stage sync)
(3) OPSTATE_NORM_IDLE (module ready and waiting for start command)
(4) OPSTATE_NORM_RUN (module running)
The rest of the states are only entered after an unexpected event or a request from the
host software.
5.9.3 Program flow
The flow of the program code IS summarized usmg the flow-charts shown in
Figure 5-20 and Figure 5-21.
Figure 5-20 shows the flow of code for the main asynchronous loop, as well as the
interrupt entry and exit code. The main loop is responsible for the initialization of the
controller and peripherals, after which it services the higher levels of the
communications interface. There are two interrupt routines, each with multiple
interrupt sources. The interrupt routine verifies that a legal source caused the interrupt
before continuing with the code. Figure 5-21 shows the stage specific code executed
within the interrupt routine.
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Asynchronous main loop
Disable watchdog
Initialze DSP,
configure 110 pins
Check reset source
Initialize general purpose timers
Initialize pulse width modulation blocks
Initialize capture blocks
Initialize analog to digital converters
Initialize serial communications
Initialize interrupts
Initialize stage and state variables
Check for new
communications data
Excute command
INT3 interrupt routine
error
Execute stage code
(see next figure for details)
INT2 interrupt routine
Interrupt entry
no
Shutdown module
Figure 5-20 - Flow-chart of embedded code (main and interrupt entry/exit)
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Stage entry
Stage exit
stage 2 only
stage 0 only
stage 1 and 3 only
Figure 5-21 - Flow-chart of embedded code (stage specific)
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5.10 Host Interface Software
This section gives a short description of the host controller software running on a
personal computer. The PC side programming is of secondary importance for the
dissertation and a detailed description of the software will therefore not be given.
This section is here to describe the flow of data from the visual and control
components to the target controllers.
The software takes a layered approach, enabling the main application to use different
physical interfaces (for example, the RS232 fiber-optic and high-speed serial
interfaces) and devices on multiple communication links.
All classed derived for the client and server applications are fully polymorphic, with
base classed defined to allow run-time initialization and instancing of objects. All
communication with the target devices is through a server application. This allows
multiple client programs to communicate simultaneously with the target devices.
5.10.1 Data flow through layers
The flow of data from the source to the destination is best described visually, as
shown in Figure 5-22. The layers were specifically designed so that each consecutive
layer does not need to have knowledge of the type of information contained in the
packet.
Visual! Control
Local PC,
LAN or
Internet
Server
application
Client
application
Module controller
ring configuration
Figure 5-22 - Data flow through the host software
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Each of the components in the layered architecture is implemented as a C++ class.
Below is a brief description of each class in the hierarchy, with a description of the
main function that each class performs.
A target is defined as any final destination for a data packet. Targets include a module
controller or any system capable of receiving and interpreting data compatible with
the module controller interface and protocol. An isolated measurement unit can be
designed based on the module controller protocol. Data can then be exchanged freely
between the master and the measurement unit during operation.
5. 10.1. 1 Visual and control components
The visual and control components are derived from a class (TClientObj) that forms
the base for all client objects. Components derived from TClientObj can send
requests and receive data. The component sends a command by directing the call to
an associated TTargetObj derivative (discussed in the next section). Any data
transmitted in response to the command are routed back to the TClientObj derivative.
Some of the components derived from this class are the graph/waveform display
components, the target information display component and the measurement/variable
display components.
5.10.1.2 Target component
All target components are derived from a base class called TTargetObj. The
TTargetObj base class exposes functions to send packets of data to the specific
physical target. The TModCon component is derived from this class and is
responsible for assembling the packets in the correct format for decoding by the
module controller. The TModCon component is associated with a TComChannelObj
component for sending the packet to the server application.
The target component takes the command sent from the visual or control component
and formats the data for interpretation by the physical target. The component thus has
knowledge of the target hardware (size of integers and floats, memory map, etc.). The
packet is assembled and the information added to a packet info structure. The
structure is then passed to the next layer, in this case the channel layer.
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5.10.1.3 Channel components
The channel components form a pair, one for the client side and the other for the
server side. The client side receives data from multiple client objects and passes the
data through to the channel driver component to the server side.
The TComChannelObj derivative components do not have or need knowledge of the
type and format of the data contained within the packet. This allows the channel to
connect to multiple, different targets. The interpretation of the data is left to the target
components.
All server-side channel components are derived from one or more base-classes,
depending on the type of server. Different base classes can be developed for each
type of connection, for example, sockets for Internet and named pipes for local area
networks. The derived class then adds the functions needed to communicate with the
physical targets.
The current implementation of the software makes use of named pipes to connect the
client and server-side components. The class is named ModCon232 service and
communicates with the module controllers through the RS232 serial port. The server
can handle connections from multiple clients simultaneously.
The main server application is implemented as an object that can be embedded into
either a standard server application or a windows service application. Service
applications are notoriously difficult to debug and security issues make this an even
more daunting task. For this reason the server object was written to allow embedding
into either a standard windows application or a service application.
The final message that is assembled and sent to the server is shown in Figure 5-23.
The status window of the server application is shown in Figure 5-24. The window
shows the connection status for the four named pipe connections allowed for the
server. The statistics of each pipe are monitored individually and displayed. The
server keeps track of the number of packets sent and received on each pipe and the
number of errors encountered. The window also shows the status of the serial port.
The same information is displayed for the serial port as for the named pipes.
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Figure 5-23 - Final message structure
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Figure 5-24 - Server status window
The client window is shown in Figure 5-25. The client windows show the graph
component, a module controller control component, a target information component
and a generic command test window. Multiple clients can access the same server and
module controller simultaneously. Commands generated within the same client
application are given a priority class (low, normal and high) and queued for
transmission to the server.
The target information component retrieves target specific and host defined variables
from the target. The variables are in a readable text format and gives information on
the capabilities, etc. of the target device. This information can be used for initializing
and auto-configuration of the chain.
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Figure 5-25 - Client application window
5.11 Summary
The chapter described the design of a module controller used for evaluating the
distributed control of power electronic converters. The design specifically targeted
the development phase of the product and control strategies.
The chapter discussed the design of individual components of the system, ranging
from the hardware needed for the controller and power-supply to the software needed
for control and debugging.
From a protection point of view, the module controller should handle nearly any fault
condition that occurs within the system. This might make the system hard to test,
because the controller will trip on any spurious event.
Development is handled by communicating with the controllers through a
client/server application developed specifically for this project. The reason is that
there was no software available for interacting with the target system, but this also
gave the chance to fully exploit and evaluate the layered approach needed for the
open-ended interaction needed for a fully industrialized or commercial application.
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Chapter 6 Evaluation of the distributed controller
6.1 Introduction
The evaluation and experimental results are divided into three main sections. The first
section deals with the operation of the individual components of the module
controller.
The second section deals with the evaluation of the module controller in the various
configurations described in section 3.4. This section therefore tests the module
controller as a stand-alone power block.
The third section deals with the evaluation of the module controller within a
distributed environment. The section therefore evaluates the choices made during the
design of the interfaces and topology evaluation.
A photograph of the system is shown in Figure 6-1. The stack has four slave module
controllers and an additional master controller (shown on the bottom shelf).
Figure 6-1 - Photograph showing converter stack
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6.2 Evaluation of module controller subsystems
6.2.1 Optic fiber quantization circuit
The operation of the high-speed fiber quantization circuit is shown in Figure 6-2. The
bottom trace is the output signal of the fiber receiver. The fiber optic connector was
lifted slightly from the receptacle to lower the amplitude of the received signal. The
peak-peak value of the received signal is approximately 200 mV. The inverted output
of the quantization circuit is shown in the top trace. At this low level of power, there
is only slight distortion in the received signal. The distortion can be seen by the
uneven pulse duration of the positive and negative pulses.
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Figure 6-2 - Operation of quantization circuit
6.2.2 Distributed AC power supply
Figure 6-3 shows a photograph ofthe main power bridge of the distributed AC supply.
The two supplies on the right provide the regulated 48 V for the main bridge and the
secondary +5 Vand +15 V for the control circuitry.
The supply was evaluated at low load (single device) and full load to test the
performance at both extremes. The switching noise was also evaluated by examining
the effect of the switching on the most sensitive components on the controller board.
The analog stages are more susceptible to noise from the supply than their digital
Evaluation of the distributed controller - Evaluation of module controller subsystems page 93
Stellenbosch University http://scholar.sun.ac.za
Development and analysis of a distributed control strategy for power electronic converters
counterpart. The measurement system and fiber optic receivers are the only analog
circuits on the board. The instrumentation amplifiers used for the voltage
measurements have a high supply noise rejection value and can therefore be ignored.
Other measurements like the power supply voltages and temperature measurements
have filters to minimize the effect of noise.
Figure 6-3 - Photograph of the distributed AC supply
The only real cause for concern is the fiber optic receiver. The receiver used for the
high-speed link does not have a built-in quantizer. A circuit using a high-speed
differential analog comparator with hysteresis is used to quantize the analog signal
from the fiber optic receiver. The input of the circuit is a high-pass filter; therefore
the circuit is more sensitive to noise when the link is idle.
The switching waveform of the power supply full-bridge is shown in Figure 6-4. The
switching frequency of the bridge is approximately 270 kHz with a peak-to-peak
voltage of 104 V at the output. The voltage after the isolation transformer has a peak-
to-peak amplitude of 21 V. This value is sufficient for the 15 V regulators.
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Figure 6-4 - Switching waveform under full load
Figure 6-5 and Figure 6-6 show detail of the switching behaviour for light and full
load respectively. The transient has an adverse effect on the rectified voltage and
influences the minimum size of the filter components.
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Figure 6-5 - Switching transient under light load (single device)
Ch2 20.0 V
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Figure 6-6 - Switching transient under full load
The noise sensitivity test is shown in Figure 6-7. Trace (1) shows the noise present on
the 5V supply. Trace (2) is the output of the quantizer with the fiber removed from
the input. It should be noted that the measured signals are influenced by the
oscilloscope and probes used for the measurement, as both the oscilloscope and
measured system have floating ground potentials.
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Figure 6-7 - Output of fiber optic quantizer
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6.2.3 Protection
The protection of the module controller falls into one of 3 categories:
• Communications fault
• Power device fault
• Synchronization/control
The protection was tested for each of the cases mentioned above. For all cases the
controller should do a controlled shutdown and force the rest of the distributed system
to enter a valid operational state.
The reaction of the system to fault condition is demonstrated in Figure 6-8. The graph
shows the PWM output of the modules. Trace number 4 is the trip signal (IGBT error
feedback) and trace 1 is the PWM output of the module that experienced the error.
The response time is almost immediate. Traces 2 and 3 show the output of modules
lower down the link. The time it takes for the modules to trip is approximately 2 us.
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Figure 6-8 - Reaction time after a trip condition
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6.2.4 Data acquisition
Each module controller has support for data acquisition using the on-chip ADCs and
external memory for storage. To verify the operation of the acquisition unit, the
module controller was configured as a current regulator. The currents before and after
the filter capacitors were measured using an oscilloscope and are shown in
Figure 6-10 and Figure 6-9 respectively. The current before the filter capacitors
contains all of the ripple caused by the switching of the converter.
Depending on the current regulator, one of the two measurements can be used in the
algorithm for the current regulation. For sampled systems (typical of digital
implementations), the current is sampled at least once within each switching period.
By examining the current waveform measured before the filter capacitors, it can be
seen that even a small deviation in the sample time will cause a large offset in the
sampled value of the current.
TekSto
Figure 6-9 - Current after filter capacitors
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Figure 6-10 - Current before filter capacitors
The sampling instants of the data acquisition unit are shown in Figure 6-11. The
output current is stored at each sampling instant (50 I-lS period) and the two voltage
measurements are interleaved (l00 I-lS period).
stage 0 stage 1 stage 3
IndxOa
IndxOb
lout
Vdcb
lout
Vout
lout
Vdcb
lout
Vout
Figure 6-11 - Sampling instants of data acquisition unit
The module controller was used to measure the current before the filter capacitor. The
same current was used for the current regulator. The results are shown in Figure 6-12.
The horizontal axis is the sample index and the vertical axis is the ADC value. The
data is sampled at 20 kHz and the ADC has a resolution of 10 bits (unsigned value). A
value of 512 therefore corresponds to a current of OA.
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The graph shows four traces. Each trace corresponds to a specific sampling time
within the switching period. Traditionally only one sample per switching period
would be used for the current regulation algorithm (typical of homogenously sampled
PWM). The four traces therefore show the different current waveforms that the
controller would acquire for each of the sampling times.
The order of sampling is (0) red, (1) cyan, (2) purple and (3) green. The sampling
instances are 50 I-lS apart and spread evenly over the switching period. The
conversion start is initiated from software and calculation time prevents the first
sampling instant from being zero. This would have been the ideal case, as the
sampling instant falls within the zero state, almost independent of the pulse width.
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Figure 6-12 - Current sampled by module controller
6.2.5 Synchronization
The low level synchronization is necessary for a number of the converter topologies.
This also allows optimal control of ripple by making explicit use of the interaction
between phases and converters.
The generation and detection of the sync pulses are shown in Figure 6-13. The
reference sync pulse is the inverted form of the carrier sync pulse.
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Figure 6-13 - Carrier sync pulse received by slave
The performance of the phase lock loop used for the carrier synchronization is shown
in Figure 6-14. The display was set with a persistence of 10 s. The waveform shows
the maximum deviation of the carriers within that period.
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Figure 6-14 - Synchronization of modules using PLL
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The maximum deviation is measured at approximately 300 ns, which is 0.15%. It can
be noted that each successive device has a delay of about 75 ns. This is a predictable
delay through the EPLD synchronizing circuit. The clock frequency of the fiber
EPLD is 40 MHz, resulting in an average of three clock cycles delay through the
EPLD and receiver/transmitter circuit.
6.3 Evaluation of module with standard configurations
The module controller can be configured to operate in one of four modes. A single
module controller is used for the tests.
6.3.1 Current regulator
The module controller is used to regulate a reference current generated internally. The
setup for the evaluation is shown in Figure 6-15.
Figure 6-15 - Test setup for current regulator configuration
The load is a linear load consisting of a parallel connection of an inductor and a
resistor. The result for a sinusoidal reference current is given in Figure 6-16. The
DC-bus voltage is 450 Vand the scale is 50 A per division.
The current measured by the module controller is shown in Figure 6-17. The four
sampling instants are shown as individual traces. The measurements sampled during
the zero-states have noticeably less ripple and gives a better approximation of the
average current for the switching cycle.
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Figure 6-16 - Current regulation using module controller
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Figure 6-17 - Current measured by module controller (all 4 sampling instants)
6.3.2 Voltage regulator
The module controller is used to regulate the output voltage. The reference voltage is
generated internally. The setup for the evaluation is shown in Figure 6-18.
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Figure 6-18 - Test setup for voltage regulator configuration
The results are shown in Figure 6-19. Trace two is the voltage and trace four is the
current. The current scale is set to 25 A per division. The distortion visible on the
voltage waveform is caused by the magnetizing inductance of the transformer and
blanking time of the PWM control signals (current becomes discontinuous).
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Figure 6-19 - Voltage regulation with module controller
6.4 Converter topologies
6.4.1 Three-phase with coupled outputs
For this experiment three modules controllers are used. The DC-buses are connected
in parallel and only one of the phase-arm outputs of the module is used. The load is
connected in star.
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50hm
50hm
50hm
Figure 6-20 - Three-phase with coupled outputs test setup
The results of the three-phase test are shown in Figure 6-21. The phase to neutral
voltages of phase B and phase C are shown as trace 1 and trace 2 respectively.
Trace 4 shows the phase current of phase A. The DC-bus voltage is 450 V.
Figure 6-21 - Three-phase converter test
Evaluation of the distributed controller - Converter topologies page 105
Stellenbosch University http://scholar.sun.ac.za
Development and analysis of a distributed control strategy for power electronic converters
6.4.2 Series stacked multilevel
3mH
CDS-400hm
Figure 6-22 - Series stacked multilevel converter test setup
The operation of the series stacked converter is shown in Figure 6-23. Traces 1, 2 and
3 show the output currents of the individual cells. Trace 4 shows the combined
current at the load. The current scale is lOA per division.
During open-loop steady-state operation, the three DC-bus voltages should balance
[43]. When each cell is individually switched, unbalance can occur due to an uneven
distribution of power supplied by the three cells. This can easily be caused by
measurement scaling and offset errors. The voltages can be actively balanced by
varying the power delivered by the cell. The DC-bus voltage is measured and
compared to a reference sent from the master controller. If the bus voltage is too high,
the cell must deliver more power to the load. This will cause more energy to be
drawn from the DC-bus capacitors, thereby discharging the capacitors and lowering
the bus voltage.
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1.90 VI
Figure 6-23 - Operation of series stacked converter
The active balancing strategy was tested using the three-level converter shown in
Figure 6-22. An additional resistor was used to unbalance the capacitor voltage of one
of the cells. The results of natural balancing and the forced balancing are shown in
Figure 6-24 and Figure 6-25 respectively. Note the more rapid response of the forced
balancing method.
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Figure 6-24 - Natural balancing of three-level stacked converter
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Figure 6-25 - Forced balancing of three-level stacked converter
6.5 Summary
The operation of the module controller was tested in a variety of modes. The
individual components were tested to see if they conform to the original specifications
stated.
The protection IS a major factor when designing the module controller. The
distributed control approach requires more stringent protection than the centralized
approach. The central controller has the advantage that it has access to all of the
status information of the application system. In contrast to this, each distributed
module has access to local status information only.
The critical failure of one target module must cause the system to shut down into a
safe mode. This was demonstrated in the practical evaluation of the protection.
The three-phase test also shows that the converter can be operated as a standard three-
phase converter, with the added advantage of reliable control and status signals and
embedded measurements.
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Chapter 7 Conclusions
7.1 Converter topologies and control
The dissertation gives background on a wide variety of traditional and emerging
converter topologies. The internal operation of the converter must be understood
before individual cells can be determined. Most of the more complex converters can
be constructed from repeatable blocks. The second part of the project was to identify
the basic blocks for the construction of multilevel and multi cell converters.
Three basic cells were identified, the (l) half-bridge, (2) full-bridge and (3) the
imbricated-cell. A study was undertaken to identify the interaction of the cells within
a converter.
7.2 Distributed control
The basic idea of the power block is to have a self-contained block requiring only
power and control inputs. The power block provides all measurements needed for
control and protection. The measurements and internal status are made available to an
external controller by means of an optic fiber communications link.
The study further identified the requirements for the construction and operation of the
generic power block, including the power supply, measurements and communications
interface.
An investigation into existing communication protocols for use by the distributed
controllers was undertaken and options given for the current implementation.
The generic power block requires a source of power for the controller and gate-drive
circuits. Options were given for distributing power to the various modules. The two
main choices are AC and DC distribution and the advantages and disadvantages of the
two methods were discussed.
The power block is fully self-controlled and can therefore operate in a number of
configurations or modes. The modes were identified and the necessary measurement
and control specifications were identified.
The final part of the distributed control investigation was to identify the converter
topologies that can benefit from distributed control and the implications for stability
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and control of the converter as a single unit. Two case studies were given that
compared the centralized and distributed implementations.
Work done by Milosavljevic, Celanovic and Boroyevich [32][33][34] also
investigated the use of distributed control for power building blocks. The focus of that
study leaned more toward implementing a "dumb" slave device, capable of receiving
PWM references and generating the appropriate gating signals. This stands in
contrast to the intelligent self-controlled unit investigated in this project.
7.3 Development of the power block
The detailed design of a power block was done in Chapter 5. The block is called the
module controller and can perform all of the functions specified in the preceding
chapters.
Special care had to be taken with the protection of the module controllers. A
centralized controller has access to all of the data of the system and can take the
appropriate action to bring the system to a safe operating state. For the distributed
implementation, each module has access to the local status and measurements only. A
fault condition in a block lower down the communications link can cause a
catastrophic failure if all of the modules are not brought to a safe state. The protection
was implemented by using special idle detection on the high-speed fiber link. The
response time was measured at less than 2 us, This should be sufficient for even the
more demanding systems.
To enable debugging of the system, a data acquisition sub-system and the online
download of data were implemented within the embedded software. A client/server
application was written to communicate with the controllers via a local personal
computer or local area network (LAN). The code was written to be fully layered and
generic, allowing the client and server to use different signalling paths and target
different types of devices.
7.4 Evaluation
The operation of the module controller was tested in a variety of modes and
conditions. The controllers operated as expected and within specifications.
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The low-level synchronization is an important factor for optimal control and stability
of certain of the converter topologies. The high-speed fiber link was also used to
enable the module controllers to stay within 200 ns of the master controller timing.
7.5 Comments and future work
Controller hardware: The hardware developed for the controller can be simplified
significantly. Newer versions of the digital signal processor used for control
incorporate sufficient memory for the data acquisition unit. The programmable logic
of the module controller must be replaced with a low-cost field-programmable gate
array to allow a more complete implementation of the required communications link.
Communications link: Alternatives for the custom fiber link are also becoming
available, for example, the newer MACRO and SERCOS links. These links provide a
standard that is supported by industry.
Cascade multilevel converter: The cascade multilevel converter seems to be a viable
solution for medium-power applications. A more detailed analysis of control options
might lead to a viable distributed control strategy for the cascade converter.
One option might be to assign a stage number to each consecutive cell. The cell then
uses the number to determine the reference level it should respond to. After each half-
cycle of the fundamental, the stage numbers are increased (modulo-n where n is the
number of cells). During the next half-cycle, the next cell in the chain will respond to
the reference level of the previous cell. This should allow for sharing of the energy
drawn from the DC supplies. The module controller can then handle the sharing of
the conduction losses of the switches of the full-bridge converter. This strategy is
similar to that proposed by [30] for sharing of the energy storage utilization.
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A. Modcon schematics
The schematics of the following boards are included in this appendix:
Cl) Module controller main board with measurement add-on
(2) Distributed supply main bridge
(3) Gate interface protection and transformers
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Figure 8-8 - Module controller (Current measurement)
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Figure 8-9 - Power-supply (Full-bridge)
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Appendix B ,
PLO firmware source
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B. PLO firmware source
This appendix lists the source code for the EPLDs on the modcon mam controller. The
EPLDs are called fiber and decode and handles the fiber optic interface and external
decoding respectively.
The EPLDs for the master and slave controllers differ in the functioning of the
synchronization blocks. The master is responsible for generating the pulse trains required for
the reference sync, carrier sync and line break conditions.
ModCon master fiber EPLD main source file
-_ .. < noccon Master fiber epld >.
file: mfiber.tdf
proj eet: Module Controller (Madeon)
developer: J.A. du Toit
company: University of Stellenbosch
2001/08/15 (ver.0.2.0)
Use fdil, fdol as sync pulse train
2001/08/21 (ver .1. O. o:
generate seperate carrler and reference sync pulses
2001/05/28 (ver. 0.1. 0) :
Changed SFLMCIO rx data receive length to 8 bits
INCLUDE "sflmclOa_dec.inc"i
INCLUDE "lpm counter. inc";
INCLUDE "edge_detect. inc";
INCLUDE "pulse et. inc";
INCLUDE "pulse=lt inc";
DEFINE MAX (a, bl = (a > b) ? a : b;
DEFINE WIDTH(a) = CEIL(LOG2(a));
CONSTANT SYNC_GEN_LENGTH 16;
CONSTANT SYNC_SIG_LENGTH = 7;
CONSTANT SYNC_DET_LENGTH = 10;
CONSTANT BREAK DET_LENGTH 31;
CONSTANT BREAK SIG LENGTH 15;
SUBDESIGN mfiber
(
r/w
/strb
cl k4 0
Ids
Ips
INPUT VCC;
INPUT VCC;
INPUT GND;
INPUT VCC;
INPUT vee,
INPUT VCC;
OUTPUT;
OUTPUT;
OUTPUT;
INPUT = GND;
OUTPUT;
INPUT = GND;
INPUT = GND;
OUTPUT;
OUTPUT;
OUTPUT;
INPUT GND;
/ reset
/sram_cs
/sram we
/srarn=rd
-- fiber optics
f d i] 1 .. OJ
fdol 1. . OJ
-- SFL
tx_clk
tx_sd
rx_clk
rx_sd
seen
-- delay signals
delill .. OJI 2 .. 0J
DSP read/write
DSP memory/IO strobe
Main clock output
data space
program space
board reset from/to DSP
sram chip select
sram wri te enable
sram output enable
input from optic fiber rx
output to optic fiber tx
serial receive elk (use as ref sync gen)
serial transmit data (use as sync ena)
serial transmit elk (use as carrier sync detect)
serial receive data (use as ref sync detect)
serial control out (use as line break detect)
-- delay signals input
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delo[ 1 .. 0) : OUTPUT; delay signals output
-- SCI fiber
tx sci
rx_sci
INPUT = GND; sci fiber transmit data
OUTPUT; sci fiber received data
-- reserve unused pins
res fl 2 .. 0) INPUT GND;
master_sync INPUT vee; _- sync from DSP
VARIABLE
link break det pulse_et WITH (LENGTH = BREAK DET LENGTH,
TRIGGER DEPTH ~ 1,-
TRIGGER =EDGE = "both" I;
link_break sig pulse It WITH (LENGTH BREAK_SIG_LENGTHI;
sync_pulse gen pulse_et WITH (LENGTH SYNC_GEN_LENGTH,
TRIGGER_DEPTH = 1,
TRIGGER EDGE "both");
sync_osc_counter Ipm_counter WITH (LPM_WIDTH 31 ;
sync_osc
sync r.n
sync_out
NODE;
NODE;
NODE;
master_sync level NODE;
ref_sync_ena NODE;
NODE;
NODE;
NODE;
NODE;
sync_ena
carrier sync det
ref synë det
line_break det
BEGIN
............. < mise >.
-- external SRAM (decode .i n both program AND data space)
Isram we r/w II Istrb;
/srarn-rd !r/w # Istrb;
Isram-cs Ids & Ips:
........ < SCI>···
fdoO = tx sci;
r x SCI !fdiO;
fiber optic out = SCI transmit
SCI receive (inverted if first device in chain)
·<SFL> ·
delay signals
deloO GND;
delol = GND;
-- connect IlO pins
ref sync ena = DFFE(tx_clk, clk40", sync_pulse_gen.trig_out);
sync_ena-= tx_sd;
rx clk -= carrier sync det;
rx-sd = ref sync-det;-
seon link=break_sig. q;
fdol = DFF(sync out & sync ena, clk40,,);
sync_in = DFF(fdil, clk40,~);
carrier sync det = GND;
ref_sync_det -= GND;
master_sync_Ievel = DFFE (master sync, clk40", sync_pulse_gen. trig_out) ;
-- sync pulse generator (triggered from DSP)
sync pulse gen.elk = clk40;
sync "pu ï se -gen.d = master sync;
sync=pulse=gen./reset = Ireset;
-- sync pulse generation
CASE (sync pulse gen q, master sync level, ref_sync_ena) IS
WHEN S"'Oxx" ~> _
sync out = sync_ osc;
WHEN B"IOO" =>
sync out = sync -OSCi
WHEN B"101" => sync low
sync out = GND;
WHEN B"11x" => sync high
sync out = VCC;
WHEN OTHERS =>
sync _out = GND;
END CASE;
-- link break detect and signal pulse generators
link_break_det. elk = elk40;
link break det.d = sync in;
link~)reak=det./reset =-/reset;
line break det ! link _break_ det. q;
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link break sig.elk = clk40;
link-break-sig.d = !link break det.q;
link:=break:=sig. freset = freset;
-- sync oscillator
sync esc counter. clock = clk40;
sync-osc-counter.sset = sync pulse qen.trig out;
sync=osc-= DFF(sync_o5c_counter.q2~ clk40'fJi
END;
ModCon master decode EPLD main source file
. < MedCon Master decode EPLD >.
file: mdecode.tdf
project: Module Controller (MedCon)
developer: J.A. du Toit
company: University of Stellenbosch
CONSTANT epld_version 040;
2001/08/21 iver.0.4.0):
generate seperate carrier and reference sync pulses
added enable bits to control register to select pdpint sources
2001/08/20 Iver.0.3.0):
added control and status registers for protection
reference sync out moved to xint
2001/06/01 iver.O.l.O):
Initial version
2001/08/15 Ivec.0.2.0):
Use fdil, fdol as sync pulse train
include "lpm counter. inc":
include "lpm=shiftreg.inc";
include "edge detect. inc";
INCLUDE "pulse_et. inc";
DEFINE MAX (a,b) (a > b) ? a : b;
DEFINE WIDTHla) ~ CEILiLOG2Ia»;
CONSTANT GROUP ID ~ 7;
CONSTANT DEVICE_ID ~ 1;
CONSTANT ADDR_CONTROL
CONSTANT AD DR VERSION
CONSTANT AD DR ID
CONSTANT ADDR-LEDS
CONSTANT ADDR RES4
CONSTANT ADDR-RES5
CONSTANT ADDR RES6
CONSTANT ADDR-RES7
CONSTANT ADDR DACO
CONSTANT ADDR-DACI
CONSTANT ADDR-DAC2
CONSTANT ADDR-DAC3
CONSTANT ADDR-RES12
CONSTANT ADDR RES13
CONSTANT ADDR-RES14
CONSTANT ADDR_RES15
-- control register bits
CONSTANT CB SCI BYPASS
CONSTANT CB_REF_SYNC_ENA
CONSTANT CB CLR PDPINT_SRC
CONSTANT CB_SYNC ENA
CONSTANT CB_BREAK_ENA
CONSTANT CB IGBT ERR ENA
CONSTANT CB_OC_ENA
-- status register bits
CONSTANT SB_LINE_BREAK
CONSTANT SB LEM OC
CONSTANT SB-ERR TOPO
CONSTANT SB ERR BOTO
CONSTANT SB-ERR-TOPI
CONSTANT SB_ERR BOTI
h"O"
h"l"
h"2"
h"3"
h"4"
h"5" ;
h"6" ;
h"7";
h"8" ;
h" 9";
h"A" ;
h"B" ;
h"C" ;
h"D" ;
h"E" ;
h"F" ;
0;
1;
2 ;
3;
4 ;
5;
6;
0;
1;
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eONSTANT STATUS_REG_WIDTH 6;
SUBDESrGN mdecode
I
al 3 .. OJ
wir
Iwe
clk20
dl 7 .. OJ
x i n t 1
/pdpint
I reset
Idac_cs
Idled! 3 .. OJ
-- serial port (f'240 sc r t
xE
Ibio
scirxd
scitxd
r5232 rx
rS232-tx
rS232-rts
rs232=cts
-- serial port (F240 SPI)
spisimo
spiste sdi
spiste -sdo
spiste s c
spiclk-
splsoml
rx sci
tx_sci
-_ protection
le topO
le-botO
le-topl
le=botl
/lemoc
-- SFL
tx_clk
tx sd
rx=clk
rx sd
seon
-- reserve unused pins
res tck
res - tdo
res - sp i c Lk
VARIABLE
target id node! 7 .. 0)
d t r i.l 7 .. OJ
led reg[ 3 .. OJ
sci_bypass
line break
clr_pdpint src
sync ena
break ena
sta tus _reg[ STATUS _REG _WI DTH-l .. Ol
trigydpint
ref sync ena
ref=sync=det
carrier_sync det
igbt_err_ena
oe ena
pdpint_pulse_gen
xintl_pulse_gen
INPUT GND; DSP address 3 to
INPUT vee; DSP write/read
INPUT vee; DSP write enable
INPUT GND; DSP clock output
INPUT vee; I/O space
BIDIR GND; b id i r ec t i one l data bus
OUTPUT; DSP external interrupt I
OUTPUT; DSP power protect interrupt
INPUT = vee; board reset from/to DSP
OUTPUT; Quad-DAe chip select
OUTPUT; debug leds
INPUT = GND; DSP external flag
OUTPUT; DSP branch control input
OUTPUT; DSP sel receive data
INPUT = GND; DSP sel transmit data
OUTPUT; RS232 receive data
INPUT = GND; RS232 transmit data
INPUT = GND; RS232 request to send
OUTPUT; RS232 clear to send
INPUT GND; DSP SPI master data output
INPUT GND; SPI serial data in reg enable
INPUT GND; SPI serial data out reg enable
INPUT GND; SPI sta t us / con t ra 1 reg enable
INPUT GND; SPI clock input
OUTPUT; DSP SPI master data input
INPUT = GND; sci fiber data r ece i ve
OUTPUT; sci fiber data transmit
INPUT vee; IGBT error feedback
INPUT VCCi IGBT error feedback
INPUT vee; IGBT error feedback
INPUT vee; IGBT e r r o r feedback
INPUT vee; Over current error
: OUTPUT;
: OUTPUT;
INPUT = GND;
INPUT GND;
INPUT = GND;
serial clk decode out (use as ref sync gen)
serial data decode out (use as sync e na l
serial clk decode in (use as carrier sync detect)
serial data decode in (use as ref sync detect)
serial control decode in (use as line break detect)
INPUT GND;
INPUT GND;
INPUT GND;
NODE;
TRI STATE_NODE;
node for group/device lDd
data output tri nodes
NODE; debug leds
NODE; SCI bypass control bit
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
pulse -et WITH ILENGTH = 7,
TRIGGER DEPTH = 1,
TRIGGER =EDGE = "rising" J;
pulse -et WITH ILENGTH = 7,
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TRIGGER DEPTH : 1,
TRIGGER=EOGE = "rising" );
BEGIN
...................... < mise>'
-- data bus nodes
dl I : d _ tril I ;
-- decode DAe (address OxB to OxB in I/O space)
/dac c s ! ((ai 3 .. 2) '="= 2) & !/isl;
........... < LEOs>'
FOR i IN 0 TO 3 GENERATE
led reg! il : DFFE (dl il, clk20, Ireset" (a[ 3 .. OJ
Idled[ ij = ! led_reg{ il ;
END GENERATE;
ADDR_ledsl & !/is & !/we);
..< version Ii ID > ...
target id node[ 3 ..0]
target=id=node[ 7 .. 4]
DEVICE_ID;
GROUP ID;
FOR i IN 0 TO 7 GENERATE
d_tril ij : TRI (target_id_node[ il, (a[ 3 .. OJ ADDR IDI & !w/r & !/isl;
END GENERATE;
..... < PDP interrupt>······ .
generate status register
status reg[ SB LINE BREAK]
sta tus -reg{ SB-LEM OCl
s t atus Trect sa-ERR-TOPOl
status-reg! SB-ERR-BOTOJ
status-reg{ SB-ERR-TOP1]
status -reg! SB=ERR=BOT1J
SRFF (1 ine break
SRFF ( ! /le;oc
SRFF(!/e topO
SRFF(!/e-botO
SRFF(! le "t op ï
SRFF(! le=botl
!c Lr pdpint s r c ,
! cLr - pdpint - src,
& ! c Lr - pdpint - src,
Ii !clr-pdpint-src,
& ! clrydpint=src,
& 'clr_pdplnt s r c ,
clr _Pdpint _ src,
cl r _Pdpint _ s r c ,
elr _pdpint_ src,
clr _pdpint _s r c ,
clr_pdpint_src,
clr _pdpint _sre,
clk20, freset,);
clk20, freset,);
clk20, freset,);
clk20, Ireset, I;
clk20, freset,);
clk20, freset,);
FOR i IN 0 TO (STATUS REG WIDTH-II GENERATE
d_tril i) = TRI (status=reg[ i), (a[ 3 .. O) == ADDR_CONTROL)& !wfr & !fis);
END GENERATE;
-- trigger for
trig_pdpint
pd interrupt
status reg! SB LINE BREAK}
status -reg[ SB-LEM OCl
status -reg! SB-ERR-TOPOJ
status-reg[ SB-ERR-BOTOl
status -reg[ SB-ERR-rOPll
status=reg! SB=ERR=BOTlJ
break ena
oe ena
& igbt err ena
& igbt-err-ena
igbt -err _ ena
igbt=err=ena;
-- pd interrupt pulse generator
pdpint_pulse_gen.clk :: clk20;
pdpint_pulse_gen.d = DFF(trig_Pdpint, elk20,,);
pdpintyulse_gen. freset :: freset;
-- pdpint src register clear signal
clr_pdpint_src : dl CB_CLR PDPINT_SRCJ & (a[ 3 .. OJ ADDR_CONTROLls !fis & lfwe;
-- pd interrupt signal
fpdpint :: DFF( !pdpintyulse_gen.q, clk20,,);
-- xintl pulse generator
xintlyulse_gen.elk :: clk20;
xintl pulse gen.d =: ref sync det;
xintl=pulse=gen. freset ;;; freset;
xintl DFF(!xintl_pulse_gen.q, clk20,,);
.................. < SCI > .............•...•...•..••...• --
The SCI source can be the RS232 port OR the fiber optie interface.
The bypass bit determInes if the output directly reflects the input.
-- SCI mode control register
SCi_bypass = DFFE(dI CB_SCI_BYPASSJ, clk20" Ireset, (a[ 3 .. OJ ADDR_CONTROL)& t z t s & !fwe);
r5232 cts = GND,' -- reserve
-- SCI mode AND r x signal po La r i t y
CASE (sci_bypass) IS
fiber with bypass enabled
WHEN b"l" =>
sci rxd :: rx _sci;
tx sci = rx_sci;
rs232 r x "" GND;
fiber with bypass disabled
WHEN b"O" =>
scirxd = rx sci;
tx sci = sCltxd;
r5232 r x = GNDi
RS232
WHEN bv ï o" =>
scirxd r5232 tx;
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rs232_rx = scitxd;
tx sci rx_sci;
disabled
WHEN b"ll" =>
scirxd GND;
rS232_rx GND:
fsctx_do GND;
END CASE;
..... < SPI >,
splsoml TRI (GND, GNDI;
......... < SFL >.
-- connect I/O pins
tx elk = ref sync ena;
t x-sd = DFFlsync ena s ! trig pdpint, clk20,,);
cat="rier sync det-= DFF(rx elk, clk20,,);
ref sync det-= DFF(rx sd,-clk20,,);
linë_break = DFF(scon~ clk20,,);
-- control bits
ref sync ena DFFE (d( CB-REF SYNC ENAJ , clk20, /c-e se t , , (al 3 .. OJ ADDR_ CONTRO L I & ! I is & ! /wel
sync ena DFFE (d( CB-SYNC ENA], elk20, freset, , (al 3 .. OJ ADDR CONTRO L I & ! / is & ! /we)
break -ena DFFE (d( CB-BREAK_ ENAJ , clk20, / re se t , (al 3 .. OJ ADDR=CONTROLI & !/is & ! /we)igbt -err ena DFFE (d( CB IGBT ERR ENAJ , elk20, /c-e se t, , (al 3 .. OJ ADDR_ CONTRO L I & !/is & ! /we);
oe -ena DFFE (d( CB=OC -ENAJ ,- e1k20, / res e t , (al 3 .. OJ ADDR_ CONTRO L I & !/ is & ! /we);
-- carrler sync detect output to dsp
Ibio = DFF(carrier_sync_det, clk20, freset,); -- also drives F240 CAP! input
ModCon slave fiber EPLD main source file
END;
-« ModCon Slave fiber epld >.
file: sfiber.tdf
project: Module Controller (ModConl
developer: J.A. du Toit
company: University of Stellenbosch
2001/08/15 (ver.0.2.0)
Use fdil, fdol as sync pulse train
2001/05/28 (ver. 0.1. o i :
Changed SFLMCIO rx data receive length to 8 bits
INCLUDE "sflmclOa_dec.inc";
INCLUDE"Lpm counter. inc";
INCLUDE "edge_detect. inc";
INCLUDE "pulse et.inc";
INCLUDE "pulse~)t.inc"i
DEFINE MAX (a, bl (a > bl ? a : b;
DEFINE WIDTH(al = CEIL(LOG2(all;
CONSTANT SYNC_GEN -LENGTH 16;
CONSTANT SYNC_SIG_LENGTH 7 ;
CONSTANT SYNC DET LENGTH 10 ;
CONSTANT BREAK DET LENGTH 31 ;
CONSTANT BREAK -SIG =LENGTH 15;
SUBDESIGN sfiber
(
r /w
Istrb
clk40
Ids
Ips
INPUT VCC; DSP read/wri te
INPUT VCC; DSP memory/IO strobe
INPUT GND; Main clock output
INPUT VCC; data space
INPUT VCC; program space
INPUT VCC; board reset from/to DSP
OUTPUT; srarn chip select
OUTPUT; srarn write enable
OUTPUT; sram output enable
freset
/sram cs
/sram - we
Isram-rd
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-- fiber optlCS
f d i] 1 .. 0) INPUT " GND:
fdo{ 1 .. 0) OUTPUT:
-- SFL
tx -elk INPUT " GND;
t x -sd INPUT " GND;
r x -elk OUTPUT;
r x-sd OUTPUT;scan OUTPUT;
-- delay signals
delil1. .0) I 2 .. 0) INPUT " GND;
de Lol 1. .0) OUTPUT;
-- SCI fiber
t x sci INPUT " GND:
rx sci OUTPUT;
-- reserve unused pins
res fl 2 .. 0) INPUT GND;
master _sync INPUT vee;
VARIABLE
h i qh sync_pulse_det
high _sync _pul se _51 9
low _sync _pulse _det
low_sync yulse_sig
link break det
link_break_sig
sync_in
sync_out
ref_sync ena
sync_ena
carrIer sync det
ref sync de t.
line_break_det
BEGIN
., < mlse ).
input from optic fiber rx
output to optic fiber tx
serial receive elk (use as ref sync gen)
serial transmit data (use as sync ena)
serial transmit elk (use as carrier sync detect)
serial receive data (use as ref sync detect)
serial control out (use as line break detect)
delay signals input
delay signals output
sci fiber transmit data
sci fiber received data
-- sync from DSP
pulse lt WITH (LENGTH SYNC DET LENGTH) :
pulse -et WITH (LENGTH SYNC-SIG LENGTH,
TRIGGER -DEPTH = 1;-
TRIGGER_EDGE = "falling" i .
pulse lt WITH (LENGTH SYNC DET-LENGTH) ;
pulse -et WITH (LENGTH SYNC SIG LENGTH,
TRIGGER DEPTH-= 1;-
TRIGGER=EDGE = "falling" );
pu Ls e je t WITH (LENGTH = BREAK_DET -LENGTH,
TRIGGER DEPTH = 1,
TRIGGER-EDGE = "both" );
pulse lt WITH (LENGTH = BREAK SIG LENGTH) ;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
NODE;
-- external SRAM (decode in both program AND data space)
Isram we r/w lt Istrb;
Isram-rd !r/w lt Istrb;
/sram=cs Ids & Ips;
fdoO = tx sci;
rx sci = fdiO;
........................... < SCI > .......................•..•• --
...... < SFL > .
fiber optic out ~ SCI transmit
SCI receive (inverted if first device in chain)
delay signals
deloO GND;
delo1 = GND;
-- connect I/O pins
ref sync ena = GND;
sync ena-= tx Sdi
rx cÏk = carrier sync_det;
rx-sd = ref sync Ide t r
scan ll.nk=break srq q;
fdol OFF (sync in & sync ena, clk40,,);
sync in = DFF(fdil, clk40~,);
-- link break detect and signal pulse generators
link_break_det.clk = clk40;
link break det.ct = sync in;
link_break_det./reset =-Ireset;
line break det = ! link break det. q;
link_break s g.clk = clk40;
link break-s g.d = !link break det.q;
link=break=s g.lreset = /reset;
-- high sync pulse detector
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high_syncyuls€_det. elk = clk40;
high_syncyuls€_det.d = !sync_in:
high_sync_puls€_det./reset = freset;
-- high sync detected signal
high sync pulse sig. elk = clk40;
high-sync-puise-sig.d = high sync pulse det.q;
high=sync=pulse=sig .v r ese t = -/res;;t; -
-- low sync pulse detector
low sync pulse det.elk = clk40;
low-sync-pulse-det.d = sync in;
low=sync=pulse=det./reset =-/reset;
-_ low sync detected signal
low sync pulse sig.elk = clk40;
low-sync-pulse-sig.d = low sync pulse det.q;
low=sync=pulse=sig./reset ~ freset; -
-- sync pulses to decode epld
carrier sync det = high sync pulse sig.q;
ref sync_det- low sync=pulse sig.q;
END;
ModCon slave decode EPLD main source file
. < Nod'Con Slave decode EPLD >.
file: sdecode.tdf
project: Module Controller (ModCon)
developer: J.A. du Toit
company: University of Stellenbosch
CONSTANT epld_version 040 :
2001/08/21 Iver.0.4.01:
generate seperate ca r r i e r and reference sync pulses
added enable bits to control register to select pdpint sources
2001/08/20 Iver.0.3.01:
added control and status registers for protection
. reference sync out moved to xint
2001/06/01 t ve r . 0 .1. o i .
Initial version
2001/08/15 Iver.0.2.01:
Use fdil, fdol as sync pulse train
include "lpm counter. inc";
include "lpm=shiftreg.inc";
include "edge detect. inc";
INCLUDE "pulse_et. inc";
DEFINE MAX r e ,bl
DEFINE WIDTH(a)
(a > bl ? a b;
CEIL ILOG2 lal I:
CONSTANT GROUP ID = I:
CONSTANT DEVICE_IO = 1;
CONSTANT ADDR_CONTROL
CONSTANT ADDR VERSION
CONSTANT ADDR ID
CONSTANT ADDR:LEDS
CONSTANT ADDR RES4
CONSTANT ADDR_RES5
CONSTANT ADDR RES6
CONSTANT ADDR_RES7
CONSTANT ADDR_DACO
CONSTANT ADDR_DACI
CONSTANT ADDR DAC2
CONSTANT ADDR-DAC3
CONSTANT ADDR_RESI2
CONSTANT ADDR RESI3
CONSTANT ADDR RESI4
CONSTANT ADDR_RESI5
-- control register bits
CONSTANT CB SCI BYPASS
CONSTANT CB REF SYNC ENA_ _ _
CONSTANT CB CLR PDPINT SRC
CONSTANT CB:SYNC_ENA _
h"O":
h"I":
h"2":
h"3":
h"4":
h"5" :
h"6" :
h"7";
h"8";
h" 9";
h"A";
h"B" ;
h"C" ;
h"D"
h"E"
h"F"
0:
I:
2 :
3;
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CONSTANT CB_BREAK_ENA
CONSTANT CB IGBT ERR ENA
CONSTANT CB:::OC_ENA
-- status register bits
CONSTANT SB_LINE_BREAK
CONSTANT SB LEM OC
CONSTANT SB-ERR-TOPD
CONSTANT SB:::ERR:::BOTD
CONSTANT SB ERR TOPI
CONSTANT SB:::ERR:::BOTI
CONSTANT STATUS_REG WIDTH
SUBDESIGN sdecode
(
al 3 .. DJ
wir
Iwe
clk20
/ is
d! 7 .. OJ
xintl
Ipdpint
!reset
Idac_cs
Idled! 3 .. OJ
-_ serial port (F240 SCI)
xf
Ibio
scirxd
scitxd
rs232 r x
rS232-tx
rs232-rts
rs232=cts
-- serial port (F240 SPI)
spisimo
spiste sdi
spiste=sdo
spiste sc
spl.clk
splsoml
rx_sci
t x sci
-- protection
le topO
le -botO
le-topI
le:::botl
Ilemoc
-- SFL
tx elk
tx -sd
rx-clk
rx - sd
scan
-- reserve unused pins
res tck
res=tdo
res _spielk
VARIABLE
target id node[ 7 .. DJ
d tril 7 .. OJ
led r eqi 3 . OJ
sci_bypass
line break
clr_pdpint_src
sync ena
break_ena
4,
5,
6,
0,
I,
2,
3,
4,
5,
6,
INPUT GND,
INPUT vee,
INPUT VCC,
INPUT GND,
INPUT VCC,
BIDIR GND,
OUTPUT,
OUTPUT,
INPUT = VCC,
OUTPUT;
OUTPUT,
INPUT = GND,
OUTPUT,
OUTPUT,
INPUT = GND,
OUTPUT,
INPUT = GND,
INPUT = GND,
OUTPUT;
INPUT GND;
INPUT GND;
INPUT GND,
INPUT GND;
INPUT GND;
OUTPUT,
INPUT = GND,
OUTPUT,
INPUT VCC,
INPUT VCC,
INPUT VCC,
INPUT VCC,
INPUT VCC,
OUTPUT,
OUTPUT,
INPUT GND;
INPUT GND;
INPUT GND;
INPUT GND,
INPUT GND;
INPUT GND,
NODE,
TRI STATE_NODE,
NODE,
NODE;
NODE,
NODE,
NODE,
NODE,
trigydpint
status_reg! STATUS_REG_WIDTH-I .. OJ
NODE;
NODE,
DSP address 3 to
DSP write/read
DSP wri te enable
OS? clock output
110 space
bidirectional data bus
DSP external interrupt
DSP power protect interrupt
board reset from/to OSP
Quad-DAC chip select
debug leds
DSP external flag
DSP branch control input
DSP SCI receive data
DSP SCI transmit data
RS232 receive data
RS232 transmit data
RS232 request to send
RS232 clear to send
DSP SPI master data output
SPI serial data in reg enable
SPI serial data out reg enable
SPI status/control reg enable
SPI clock input
DSP SPI master data input
sci fiber data recelve
sci fiber data transmit
IGBT error feedback
IGBT error feedback
IGBT error feedback
IGBT error feedback
Over current error
serial clk decode out (use as ref sync gen)
serial data decode out (use as sync ena)
serial clk decode in (use as carrier sync detect)
serial data decode in (use as ref sync detect)
serial control decode in (use as line break detect)
node for group/device IOd
data output tri nodes
debug leds
SCI bypass control bit
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ref sync ena
ref=sync=det
carrier_sync det
NODE;
NODE,
NODE;
igbt_err_ena
oe ena
NODE,
NODE;
pdpint_pulse_gen pulse -et WITH (LENGTH = 7,
TRIGGER -DEPTH = 1,
TRIGGER EDGE = "rising" );
pulse_et WITH (LENGTH = 7,
TRIGGER -DEPTH = 1,
TRIGGER EDGE = "rising" );
xintl_pulse_gen
BEGIN
.... < mise > .........••...•..•...•.....
da ta bus nodes
d[ J = d tril J ,
-- decode DAe (address Ox8 to OxB in I/O space)
Idac es ! ((a! 3 .. 2J =::0 2) & !/isl;
.. < LEOs>·····························--
FDR i IN 0 TO 3 GENERATE
led reg[ ij = DFFE (d[ .ij , elk20, /xe se t , (a( 3 .. DJ
Idled[ ij = 'led_reg[ lj ;
END GENERATE,
ADDR leds) 6. ! lis & ! /we);
.< version & ID >.
target id node! 3 .. 0]
target - id-node! 7. 4]
DEVICE ID,
GROUP ID;
FOR i IN 0 TO 7 GENERATE
ct_tri! ij = TRI (target id riodel il, (a! 3 .. 0]
END GENERATE;
ADDR ID) & !w/r & !/isl i
...... < PDP interrupt>·························_-
-- generate status register
status reg[ 58 LINE BREAK)
status -reg[ SS-LEM OC]
status -reg[ SS-ERR-TOPO]
status -reg[ SB-ERR -BOTO]
s t a tus Treqt SS-ERR-TOPI]
status -reg[ SS~)RR=:BOTI]
SRFF(line break & l c Lr pdpint s r c , c l r pdpint s r c , clk20, Ireset,)
SRFF(!fle~oc & !clr-pdpint-src, cLr Tpdp i n t Ts r c , clk20, freset,)
SRFF(!fe topO & !clr-pdpint-src, clr-pdpint-src, clk20, Ireset,)
SRFF(! fe -botO &! clrydpint=:src, clr "pcp i nt "s r c , clk20, freset,)
SRFF(!fe-topl & l c Lr pdpint src, clr-pdpint-src, clk20, Ireset,)
SRFF( !fe=:botl & !clr=pdpint=src, clr=pdpint=:src, clk20, Ireset,);
FOR i IN 0 TO (STATUS REG WIDTH-I) GENERATE
ct tril ij ::;:;TRI(status=:reg( il, (a( 3 .. 0J == ADDR_CONTROL) & !w/r & !/is);
END GENERATE;
-- trigger for pd interrupt
trig_pdpint status reg[ SB LINE BREAK)
s t a tus Tr ect SS-LEM Oe]
status-reg[ SB-ERR-TOPO]
status -reg[ SB-ERR-BOTOl
status -reg( SB-ERR-TOPI]
status=:reg[ SB=:ERR=:BOTl]
& break _ena
& oe ena
igbt err ena
igbt -err _ ena
& igbt -err - ena
& igbt=:err=ena;
-- pd interrupt pulse generator
pdpint pulse gen.elk = clk20;
pdpint "pu j s e -gen.d == DFF(trig pdpint, elk2011 1;
pdpint=:pulse=:gen.lreset = Ireset;
-- pdpint src register clear signal
elr_pdp1nt sre = dl CB_CLR PDPINT SRCJ & (a[ 3 .. OJ ADDR_CONTROLl & ! lis & ! Iwe;
-- pd interrupt signal
Ipdpint = DFF( !pdpint_pulse_gen.q, clk20,,);
-- xintl pulse generator
xintl pulse gen.elk = elk20;
xinti-pulse-gen.d = ref sync det;
xintl=pulse=:gen./reset ~ freset;
xintl DFF(!xintl_pulse_gen.q, clk20,,);
... , , < SCI >.
The SCI source ean be the RS232 port OR the fiber optic interface.
The bypass bit determines if the output directly reflects the input.
-- SCI mode control register
sci_bypass = DFFE(d( CB_SCI_BYPASS], c Lkz u, freset, (a[ 3 •• OJ ADDR_CONTROLl & !fis & !/we);
rs232_cts = GND; -- reserve
-- SCI mode AND r x signal polarity
CASE (sci_bypass) IS
fiber with bypass enabled
WHEN b"l"
scirxd
tx sci
rx_sei;
r x sci;
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rs232_rx = GND;
fiber with bypass disabled
WHEN b"O" =>
scirxd "'"rx sci;
tx sci = sci txd;
rS232_rx = GND:
RS232
WHEN b"lO" =>
scirxd "" rs232_tx;
rs232 rx = scitxd;
tx sci rx SCI;
disabled
WHEN b" 11"
scirxd GND;
rs232 r x GND:
fsctx=do GNDi
END CASE;
..... < SPI > ...•...•..•..•...•..••...•..•• _-
spisomi TRI (GND, GNDI;
....... < SFL > ....••.••..•..•...•.....
-- connect 110 pins
tx elk = ref sync ene ,
tx-sd = DFF(sync ena & !trig pdp i.nt , clk20,,)i
carrier sync de t; -= DFF(rx elk, clk20,,);
ref sync det-= DFF(rx sd,-clk20"li
line_break = DFF(scon~ clk20,,)i
-- control bits
ref sync -ena DFFE (d[ CB-REF_SYNC ENA) , elk20, /f-es e t , , (a( 3 .. 0) ADDR CONTROL I & ! I is & !/we)sync_ena DFFE (d[ CB-SYNC ENAï, elk20, / res e t , , (a( 3 .. 0) ADDR::CONTROLI & ! / is & ! !we)
break -ena DFFE (d[ CB-BREAK ENA) , clk20, /Ye s e t , (el 3 .. 0) ADDR CONTROLI & ! / is & ! !we)
19bt_err_ena DFFE (d[ CB IGBT ERR ENA) , elk20, / r e se t , I (al3 .. 0) ADOR-CONTROLI & ! I is & ! /we)
oe -ena OFFE(d[ CB::OC -ENA) , elk20, /c-e s e t • , {al 3 .. 0) AOOR::CONTROLI & ! / is & ! Iwe)
-- carrler sync detect output to dsp
Ibio "" ns r t c a r r i e r sync de t , clk20, freset,) i also drives F240 CAPl input
END;
ModCon edge detector source file
. < edge detector .>.
file:
project:
developer:
company:
edge detect. tdf
Module Controller (Madean)
J.A. du Toit
Uni versi ty of Stellenbosch
2001/06/01 (veLl.O.Ol:
Initial version
PARAMETERS
{
DEPTH
I;
ASSERT {DEPTH > 0 I
REPORT "OFF depth must be > 0"
SEVERITY ERROR;
SUBDESIGN edge_detect
(
d
elk
re
fe
Cj[ DEPTH-I .. 0)
INPUT;
INPUT;
OUTPUT
OUTPUT
OUTPUT
OUTPUT
VARIABLE
Cj[ (OEPTH-l) .. 0) OFF;
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% ---------------------------------------------------------------------------
BEGIN
q( J .elk elk;
gO.d d;
IF (DEPTH II GENERATE
re ct s !qO.qi
te l d qO.q;
e d gO.g;
ELSE GENERATE
FOR i IN 1 TO (DEPTH-I I GENERATE
q( i) . d = q( i-IJ .g;
END GENERATE;
re q( (DEPTH-2IJ 'q( (DEPTH-IIJ .g;
fe !q( (DEPTH-2IJ q( (DEPTH-IIJ .g;
q( (DEPTH-2IJ q( (DEPTH-IIJ .q;
END GENERATE;
END;
ModCon hysteresis trigger source file
INCLUDE "lpm _counter. inc";
INCLUDE "edge_detect. inc";
PARAMETERS
(
max count 63,
resync elk_en "no"
I;
DEFINE count size () == CEIL (LOG2 (max_count»;
SUBDESIGN hyst_trigger
(
d INPUT;
INPUT;
INPUT = vee;
OUTPUT;
OUTPUT;
elk
elk en
level
pulse
% -- - - - - - - - - - - - - - - - ----_ -------- - -- - - - -- ---- ---- - -- - -- - -- - - ----- -- -- _- ----_--
VARIABLE
qf (count size()-l) .. 0]
count_high
count zero
direction
count_en
NODE;
NODE;
NODE;
NODE;
NODE;
IF (USED(elk_enll GENERATE
elk enable
END GENERATE;
: NODE;
BEGIN
ASSERT (max_count> 2)
REPORT "max count must be > 2"
SEVERITY ERROR;
ASSERT
REPORT
SEVERITY
"max_count value is % with counter width %" max_count, count_size()
INFO;
ASSERT (! (resync_clk_en == "yes"»
REPORT "re-syneh clock enable input"
SEVERITY INFO;
If (USED(clk enll GENERATE
IF (resy~e elk en == "yes") GENERATE
clk enable - DFF (elk en, elk,,);
ELSE GENERATE _
clk enable
END GENERATE;
END GENERATE;
elk_en;
% counter direction up/down
direction = DFF (d, elk,,) i
% counter for hysteresis operation %
(q( (count_size()-l) .. O] """""""",)
( . c Lock > elk,
Ipm_counter
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.cnt en = count en,
. updown -'=' direction)
WITH LPM WIDTH count_size ());
'r; trigger levels f,
count high q[) max_count;
count_zero = qt J == 0;
~ clamp maximum to max count
IF IUSEDlelk_en)) GENERATE
count en elk_enable AND
! ( direction ANDcount_high) AND
! (!direction AND count_zerol;
ELSE GENERATE
count en ! (direction ANDcount high) AND
! (! direction AND count_zerol;
END GENERATE;
% the output is set when the counter reaches max -count and cleared when
the count reaches zero %
level SRFF(count_high, count zero, elk" ) ;
pulse = edge-detect (level, elkï WITH (level = "rising" , depth = 2) ;
END;
ModCon edge triggered pulse generator source file
.< pulse generator >.
f i Le : pulse.tdf
project: Module Controller (Madeon)
developer: J.A. du Toit
company: University of Stellenbosch
2001/08/16 Iver.0.1.0):
Initial version
DEFINE MAX (a , b)
DEFINE WIDTH (a)
(a > bl ? a b;
CEILlLOG2Ia));
INCLUDE "lpm counter. inc";
INCLUDE "edge_detect. inc";
PARAMETERS
(
TRIGGER EDGE = "both",
TRIGGE()EPTH = 2,
LENGTH = 8
);
ASSERT (TRIGGER DEPTH> 0)
REPORT -"OFF' depth must be > 0"
SEVERITY ERROR;
SUBDESIGN pulse
I
d
elk
q
Ireset
INPUT;
INPUT;
OUTPUT;
INPUT;
VARIABLE
pulse counter LPM COUNTER WITH I LPM_WIDTH = WIDTHILENGTH+l),
LPM DIRECTION = "down",
LPM::SVALUE = LENGTH);
trigger edge_detect WITH IDEPTH = TRIGGER_DEPTH);
counter_busy NODE;
BEGIN
trigger.d = d;
trigger.elk = clk;
IF !TRIGGER EDGE == "r i s i nq") GENERATE
ASSERT REPORT "using rising edge" SEVERITY INFO;
pulse counter.sset = trigger. rei
ELSE GENERATE
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IF ITRIGGER EDGE == "falling") GENERATE
ASSERT REPORT "using falling edge" SEVERITY INFO;
pulse counter.sset ~ trigger.fe;
ELSE GENERATE
ASSERT REPORT "using both edges" SEVERITY INFO;
pulse_counter.sset trigger. e;
END GENERATE;
END GENERATE;
counter_busy"" pulse_counter.q( 1 != 0;
pulse_caunter.cnt en = counter busy;
pulse counter.cloëk = elk; -
pulse=counter,aclr = !/reset;
q = counter_busy;
END;
ModCon level triggered pulse generator source file
.< pulse generator level triggered >. ,--
file:
project:
developer:
company:
pulse It.tdf
Module Controller (MadCon)
J.A. du Toit
University of Stellenbosch
2001/08/16 (ve r . o .. 0):
Initial version
DEFINE MAX la, b)
DEFINE WrOTH (a)
(a > bj ? a b;
CEIL (LOG2 (a»);
INCLUDE "lpm counter. inc";
INCLUDE "edg;;-_detect. inc";
PARAMETERS
(
LENGTH
i .
SUBDESIGN pulse lt
I
ct
elk
q
/ reset
INPUT;
INPUT;
OUTPUT;
INPUT;
VARIABLE
pulse_counter LPM_COUNTER WITH I LPM_WIDTH = WIDTHILENGTH+l),
LPM_DIRECTION "" "down",
LPM_SVALUE = LENGTH);
counter_busy : NODE;
BEGIN
pulse counter.sset = d;
counter_busy = pulse_counter.qt 1 != 0;
pulse counter.cnt en = counter busy;
pulse-counter.cloêk = elk; -
pulse=counter,aclr = !/reset;
q = counter_busy;
END;
ModCon 4 bit serial CRC generator source file
-_ .. < 4 bit crc generator (crc_mc4) >. ,--
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file: c r cunc q . cdf
project: Module Controller (Madeon)
developer: J.A. du Toit
company: University of Stellenbosch
2001/06/05 (ver. 1.1. or .
Added normal shift operation (crc_sftn input)
2001/05/29 (ver.l.O.OI:
Added ere GOOD_VALUEmatch output
2001/05/24 (ver.0.9.01:
Added initial value
2001/05/22 (ver.O.l.OI:
Initial version
PARAMETERS
(
INITIAL_VALUE = h"5",
GOOD_VALUE = h"5"
I;
SUBDESIGN crc_ffic4
(
elk
sft_en
sset
sdin
aclr
INPUT gnd;
INPUT gnd;
INPUT qnd ,
INPUT gnd;
INPUT gnd;
OUTPUT;
OUTPUT;
INPUT = vee;
OUTPUT;
clock input
shift enable
synchronous set
serial data in
asyne reset input
q[ 3 .. OJ 4 bit ere out
match ere rnatches GOOD_VALUE
crc sttn
sdout
select shift or ere mode
msb out
VARIABLE
-- eRe check (eRe-Me41
ere rt 3 .. OJ
crc-x( 4 .. OJ
NODE;
NODE;
crc registers
ere xo r terms
BEGIN
use CRC polinomial X4 + X3 + XO (11001)
crc xO crc -x4 & crc sftn;
crc -xl crc -ra;crc x2 crc -rl;
crc -x3 crc r2 $ crc x4 & crc sftn;- - - -crc -x4 crc -r3 s sdin;
FOR i IN 0 TO 3 GENERATE
IF (INITIAL VALUE AND 2Ail GENERATE
crc r[ ij = DFFE(crc_x( il OR sset, elk, t ac j r , sft_en OR sset);
ELSE GENERATE
crc r{ il = DFFE(crc_x[ ij AND !sset, elk, l ac Lr , sft_en OR sset);
END GENERATE;
END GENERATE;
q[ Jere r( J ;
match ere r(] GOOD_VALUE;
sdout crc r3;
END;
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Appendix C
DSP software source
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C. DSP software source
The source listed in the appendix includes the source code for the master and slave module
controllers. The code does not include header files defining DSP peripherals and registers.
The code is unified, except for the main source files, called master.c and slave.c.
The content of large tables were removed from the header files.
/- .< main >.
file: main.c
project: Module Controller (madcon)
developer: J.A. du Toit
company: University of Stellenbosch
2001/05/07 Iver.0.5.l):
Changed MCState and MCStage to enumerated values
2001/05/01 Iver.0.5.0):
moved RS232 code from interrupt routine to main loop
- /
/: -_ . . ....•...•....•..•......•......... -- * /
#include <stdlib.h>
#include <math.h>
#include "master.h"
#include "MC lib.h"
#include "F240REGS.h"
ë i nc Lude "MC_RTL .h"
#include "MC SCI .h"
ë inc Iude "MC_ADC .h"
#include "MC_CMP. h"
#include "MC_EPLD.h"
#include "Me _ PINS.h"
#include "MC COMS.h"
lIinclude "Me
_
SCI .h"_
... [ Global variables] -_ /
jT const section must be at least 1 word for current boot/emd enivronment * I
const int dummy = 0;
1* HodCon operational info *1
ULONG MCTime = 0;
TOpStage MCStage = OPSTAGE SYNC LOCK:
int MCPhase = 0; _
TOpState MCState = OPSTATE_UNDEF;
int SyncLocked = 0;
1* ModCon device IDs *1
int TID;
int DID;
int GlO;
/- references * /
int RefO 0;
int Refl 0;
int Ref2 0;
int Ref3 0;
1* Status LEOs *1
.i n t LedSeqCnt 0;
int LedSeg( 8J {OxF, OxO, oxo. OxO, oxo, oxo , OxO, oxoi •
1* ADC measurement tables *1
WORD ADCI Table! ADC MAX ENTRIES)
WORD ADC2Table! ADC=MAX=ENTRIES)
I 0, 0, 0, 0, 0, 0, 0, 0);
I 0, 0, 0, 0, 0, 0, 0, 0);
WORD ADCControl Table[ ADC_MAX_ENTRIESJ
I
adcSpSV adcSSUPI ADClEN ADC2EN ADCIMSTART,
adcSpSV adcSSUPI ADCIEN ADC2EN ADCIMSTART,
adcSpSV adcSSUPI ADClEN ADC2EN ADCIMSTART,
adcSpSV adcRefp2SV ADClEN ADC2EN ADCIMSTART,
adcSpSV adcSplSV ADClEN ADC2EN ADCIMSTART,
adcSp8V adcSm15V ADClEN ADC2EN ADCIMSTART,
adcMEAS _Tl adcSpl8VH ADClEN ADC2EN ADCIMSTART,
adcMEAS TO adcSm18VH ADCIEN ADC2EN ADCIMSTART
) ;
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int MeasVdcb{ 2]
int MeasVout[ 2J
int Measlout[ 4]
(O, 0);
(O, 0);
(O, 0, 0, 0);
1* . . . . . . . . [ External variables] .....•.... -- * /
lI. RS232 SCI state machines * /
extern TsciTxState SCITxState;
extern TsciState SCIState;
extern WORD SCIWDTcnt;
extern WORD t nx r n •
extern WORD iBuffIn;
1* -_ .. .. -- ..I
int main (void)
{
int i;
/ .. power on reset already handled by Me res.asm routine (PLL setup etc.) .. /
/* disable watchdog" /
iaWDCR == wdtCHKlwdtPS641wdtDISi
/+ initialize DSP registers and 110 pins * /
MC_Init{);
/* ... < check. for illegal address reset>···· -- * I
if IlaSYSSR & BIT12)
I
iaSYSSR iaSYSSR [. QxEFFF;
MC_Shutdown(ERR_ILL_ADDR);
1* clear reset status flag * I
/* Illegal address detected * /
;-* ... < check for watchdog timer reset>···· -- * /
if liaSYSSR & BIT9)
I
iaSYSSR iaSYSSR & OxFOFF; /* clear reset status flag */
/* Jump to Flash bootloader on WOToverflow * /
asm(" B3EOOh");
/. ...< check for software reset > .... _- ~/
/~ assume software reset was initial ted by MC Shutdown */
lf liaSYSSR & BITlO)
I
iaSYSSR iaSYSSR & OxFBFF; /* clear reset status flag * /
/* Jump to Flash bootloader on wor overflow * /
asm(" 83EOOh");
1*
Timer1 generates a triangle waveform (up/down) with a period of 5kHz (timer prescale of 2).
Timer2 is synchronized with timer! and generates a sawtooth (up) waveform with a timer
prescale of 1. Timer 2 will therefore match the period register 4 times as much as timerl.
The timer1 period register and enable flag is used for timer2. This ensures synchronization
between the timers. The timer2 period compare event is used to start the ADCs.
Interrupts should therefore occur at n x SOus.
The ADCs are started at each of these interrupts.
ADCl: 0 ml In)
50 I out
100 ml (n+1)
150 I _out
ADC2: 0 Vdc
50 m2 (nl
100 Vout
150 m2{n+l)
The supervlsory code within the interrupt routine checks for activity on the host port
before resetting the the WOT. This ensures that the ModCon returns to a known state
when communication with the host is lost.
* 1
/* Initialize timers * /
GPT_Init I);
/* Initialize PWMcompare and output logic * /
PWM_Initl) ;
/* Initialize capture units * /
CAP_Init () ;
/* Initialize ADCs * /
ADC_Init I);
/. Initialize SCI· /
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SCI_Initlbaudl15200);
/* startup delay for master * /
GPT_DelaY(200) ;
/-1.- initialize interrupts -I.- I
INT_Init() ;
The Me stage must be synchronized with the PWM ramp. The interrupt routine
can then check to see if the stages progress as designed. If the stages drift
out of sync it means that false interrupts are generated or interrupts are missed.
This can be caused by interrupt routines that take too long to execute etc.
The sync is done by waiting fat" the timerl period match (top of triangle).
Stage 2 is then entered. The interrupt is called directly after the global interrupt mask is cleared .
./
r : Set stage and enable interrupts -I.- /
MeStage = OPSTAGE SYNC LOCK;
MCState = OPSTATE::WAIT::SYNC_LOCK;
iaEVIFRA = OxFFFF;
asm (" CLRC INTM");
/* clear all flags * /
GPT_Delay(100) ;
/* From this stage the watchdog timer must be reset from within the timerl interrupt * /
/* enable watchdog timer wi th prescale 64 WDTCLK=32kHz => SOOms * /
iaWDCR = wdtCHK I wdtPS64;
RTI_WDTKickl) ;
/* start sync pulse generation * /
iaCOMCON = COMCON_NORM_STOP;
/* Reset SCI state machines */
SCIState SCI IDLE;
SCITxState = SCI_TX_IDLEi
1* display IDs on debug leds */
LedSeq( LED SEQ DID] DID;
LedSeq( LED::SEQ::GID] = GID;
/ .. rna i.n loop" /
while (TRUE)
I
/* Do SCI caroms" /
SCI_DoComs();
LedSeq( LED _ SEQ_ MC_ STATE] MCState;
/* check MCState * /
if IMeState == OPSTATE_TIMEOUT_IDLE)
I
/* wait 2 seconds to ensure all modules trip */
GPT DelaYI1000);
SCIWDTcnt = Di
SCI_BuffReset () ;
MCState = OPSTATE_NORM_IDLEi
/* This code should never execute */
MC_ShutdownIERR_END_OF_CODE);
....................•...•...•...•...•......•. -- * /
.< main > .. _-
file:
project:
developer:
company:
main.C
Module Controller (modcon)
J.A. du Toit
University of Stellenbosch
2001/05/07 Iver.O.5.l),
Changed MCState and MCStage to enumerated values
2001/05/01 Iver.O.S.O),
moved RS232 code from interrupt routine to main loop
....................................................... -- ./
#include <stdlib. h>
#include <math.h>
#include "slave.h"
#include "MC lib.h"
#include "F240REGS.h"
#include "Me RTI.h"
#include "MC SCI.h"
#include "MC-ADC.h"
#include "MC CMP.h"
#include "MC-EPLD.h"
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#include "Me PINS.h"
#include "MC_COMS.h"
#include "Me_SCI.h"
#include "Me PWM.h"
lj, [ Global variables] -- I
j+ canst section must be at least word for current boot/cmd enivronment */
canst int dummy= 0;
j+ ModCon operationallnfo '1
ULONG MCTime = 0;
TOpStage MCStage = OPSTAGE SYNC LOCK;
lnt MCPhase = 0; -
TOpState MCState = OPSTATE_UNDEF;
lnt SyncLocked = 0;
/" ModCon dey ice ID .../
i nt TID;
int DID;
int GLO;
1* references • /
int Refl REF COUNT MAXI = 10, 0,
cons t int RëfMin( REF COUNT MAX)
canst int RefMax[ REF=COUNT=MAXl
0, 0, 0, 0, 0, 0);
1 -32767, 0, 0, PWM_REF _SIN_OL, 0, 0, 0, 0);
= {+32767, 100, 10, PWM_REF_SINSQR_IREG, 0, 0, 0, or •
/. Status LEOs +;
int LedSeqCnt 0;
int LedSeq( 8) t oxs , oxo. OxO, OxD, oxo, OxO, OxO, OxO);
j* ADC measurement tables */
WORD ADC! Tablel ADC MAX ENTRIES)
WORD ADC2Table[ ADC::MAX::ENTRIES)
10, 0, 0, 0, 0, 0, 0, 0);
1 0, 0, 0, 0, 0, 0, 0, 0);
WORD ADCControlTable[ ADC_MAX_ENTRIES)
1
adcSpSV adcSSUPI ADCIEN ADC2EN ADCIMSTART,
adcSp5V adcSSUPI ADCIEN ADC2EN ADCIMSTART,
adcSpSV adcSSUPI ADCIEN ADC2EN ADCIMSTART,
adcSpSV adcRefp25V ADelEN ADC2EN ADCIMSTART,
adcSp5V adcSp15V ADCIEN ADC2EN ADCIMSTART,
adcSp8V adcSm15V ADelEN ADC2EN ADC IMSTART,
adcMEAS Tl adcSp18VH ADelEN ADC2EN ADCIMSTART,
adcMEAS-TO adcSm18VH ADCIEN ADC2EN ADCIMSTART
) ;
int MeasVdcb( 21 1 0, 0) ;
int MeasVout[ 2J 10, 0) ;
int Measlout! 4J 1O, 0, 0, 0) ;
/. .... [ External variables] . , .-- ./
/* RS232 SCI state machines'" I
extern TsclTxState SCITxState;
extern TsclState SCIState;
extern WORD SCIWDTcnt;
/. -_. . , -- ./
int main(void)
1
int i;
/* power on reset already handled by Me_res.asm routine (PLL setup etc.) * /
1* disable watchdog */
iaWDCR = wdtCHK IwdtPS64I wdtDIS;
1* initialize DSP registers and IlO pins */
MC_Initl);
/. ·c check for illegal address reset > .. ,._- */
if liaSYSSR & BIT12)
1
iaSYSSR iaSYSSR & OxEFFFi /'" clear reset status flag'" I
Illegal address detected *//·MC_Shutdown{errIllegalAddr) ..
/* .. < check for watchdog timer reset>···· -~ * /
if (iaSYSSR [. BIT9)
1
iaSYSSR iaSYSSR [. OxFDFF: /* clear reset status flag'" /
/* Jump to Flash bootloader on WDToverflow * /
asm I" B 3EOOh");
/* ... < check for software reset>···· -- .../
/ ... assume software reset was initial ted by Me_Shutdown .../
if liaSYSSR & BITIO)
1
iaSYSSR iaSYSSR & OxFBFF; /* clear reset status flag */
/ ... Jump to Flash boot loader on WOToverflow * /
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asm I" B3EOOh");
/'
Timerl generates a triangle waveform (up/down) with a period of 5kHz (timer prescale of 2) .
Timer2 is synchronized with timer! and generates a sawtooth (up) waveform with a timer
prescale of 1. Timer 2 will therefore match the period register 4 times as much as timerl.
The timerl period register and enable flag is used for tirner2. This ensures synchronization
between the timers. The timer2 period compare event is used to start the ADCs.
Interrupts should therefore occur at n x saus.
The ADCs are started at each of these interrupts.
ADC1: 0 ml (n)
50 I out
100 ml (n+ 1)
150 I_out
ADC2 : Vdc
50 m2 (n)
100 Vout
150 m2 (n+ll
The supervisory code within the interrupt routine checks for activity on the host port
before resetting the the WDT. This ensures that the ModCon returns to a known state
when communication with the host is lost.
/* Initialize timers * /
GPT_Init() ;
/* Initialize PWMcompare and output logic * 1
PWM_lnit() ;
1* Initialize capture units * /
CAP_Init();
/* Initialize ADCs * /
ADC_lnit ();
/* Initialize SCI * /
SCI_lmt Ibaud1l5200);
I" Startup delay for slave devices * 1
GPT_DelaY(500) ;
/* initialize interrupts * /
INT_lnit (I;
The MC stage must be synchronized with the PWMramp. The interrupt routine
can then check to see if the stages progress as designed. If the stages drift
out of sync it means that false interrupts are generated or interrupts are missed.
This can be caused by interrupt routines that take too long to execute etc.
The sync is done by waiting for the timerl period match (top of triangle) .
Stage 2 is then entered. The interrupt is called directly after the global interrupt mask is cleared.
,/
/* Set stage and enable interrupts * /
MCStage ~ OPSTAGE SYNC LOCK;
MCState ~ OPSTATE=WAIT=SYNC_LOCK;
iaEVIFRA "" OxFFFFi
a sm (" CLRC INTM");
1* clear all flags * 1
GPT_Delay(100) ;
1* From this stage the watchdog timer must be reset from within the timerl interrupt */
/* enable watchdog timer with prescale 64 WDTCLK=32kHz => SOOms */
iaWDCR = wdtCHKlwdtPS64;
RTI_WDTKick() ;
1* start sync pulse generation" /
laCOMCON "" COMCON_NORM_STOP;
I" Reset SCI state machines * /
SCIState SCI IDLE;
SCITxState = SCI_TX_IDLE;
1* display IDs on debug leds * 1
Led Se ql LED SEQ DID] DID;
LedSeqi LED=SEQ=GID) ~ GID;
/* main Lcop > /
while (TRUE)
I
1* Do SCIconuns * 1
SCI_DoComsl);
/* check MCState * /
if IMCState ~~ OPSTATE_TIMEOUT_IDLE)
I
/* wait 2 seconds to ensure all modules trip */
GPT_Delay(IOOO) ;
SCIWDTcnt ~ 0;
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SCI_BuffReset();
MCState ~ OPSTATE_NORM_IDLE;
j+ This code should never execute */
MC_ShutdownIERR_END_OF_CODE1;
/. . . -- - /
r- 'C MedCon Interrupts >.
f aLe : Me INT.c
project: Module Controller (medeon)
developer: J.A. du Toit
company: University of Stellenbosch
2001/05/07 Iver.O.S.ll:
Changed MCStage to enumerated values
2001/05/01 Iver.O.S.Ol:
moved RS232 code to main loop
2001/04/18 Iver.0.4.01:
Changed the asyne transparency from RS232 to IrDA (DLE/STX, DLE/ETX to SOF, EOF)
- /
/- ................................... -- - /
# i fde f MC MASTER
#lnclude "master.h"
Hendi f
#ifdef MC SLAVE
Hinclude "slave.h"
Hendi f
#include "F240REGS.h"
#include "MC_ INT.h"
ê Lnc l ude "MC_LIB.h"
#include "MC_RTJ.h"
lIinclude "MC_ADe.h"
#include "Me _SCJ.h"
#include "Me _EPLD.h"
#include "Me _GPT.h"
#include "Me CMP.h"
#include "MC_COMS.h"
#include "MC_err.hl!
#include "Me asm.h"
#include "MC
_
eAP.h"
#include "MC
_
DAeQ.h"_
#include "MC_PWM.h"
/- --'" , . . . -- * /
#define SYNC_ERR_MAX
#de fine SYNe ERR MIN
IIdefine SYNC REF
-4
TIPERIOD_NOM/2
#define LINE STATUS_VALID_COUNT 100
/- -_. . ..... [ Global variables] ......•... -- * /
int IntErrCnt;
StageTime StageOTime I 0, 0, 0, a) ;
StageTime Stagel Time ( Q, 0, O. a) ;
StageTime Stage2Time 10, 0, 0, Ol ;
StageTime Stage3Time 10, 0, Q, a) ;
int DacqFlags = 0;
int DacqSrcCnt = 0;
Int -DacqDst = DACQ ADDR START;
int DacqSrc! DACQ_SRC_MAXNUMJ ;
TRefType Ref Type ~ PWM REF SIN_OL;
/- .......... [ External variables] .....•.... -- * /
/* ModCon operational info */
extern TOpStage MCStage;
extern TOpState MCState;
extern int MCPhase;
extern ULONG MCTime;
/- ADC tables and measurements - /
extern WORD ADCl Table! J ;
extern WORD ADC2Table{ J ;
extern WORD ADCControl Table! J ;
extern nt MeasVdcb[ J
extern nt MeasVout! J
extern nt Measlout[ )
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/* LED states * /
extern int LedSeqCnt;
extern int LedSeq[ 1 ;
/* references" I
extern int Ref! J ;
/* SC I comrus .. /
extern WORD SCIWDTcnt;
extern TsciTxState SCITxState;
extern TsciState SCIState;
I' -_.. . -- • I
VOId INT Init(void)
I'
INTI: None
INT2: Timer 2 period interrupt (issued 4 times per switching cycle)
INT3: None
INTS: None
INT6: None
Interrupts should be enabled after calling this routine.
asm (" SETe INTM");
/* setup interrupts */
iaIFR OxFFFF:
iaIMR ~ Ox0006;
1* clear all flags * /
1* enable int3 (EV group B) * /
/* EV group A source
iaEVIFRA OxFFFF;
iaEVIMRA = OxODOl;
power dr i ve protect * /
/* EV group B source
iaEVIFRB OxFFFF;
iaEVIMRB = OxODOl;
t imer2 per lad .. I
/* EV group C source
iaEVIFRC OxFFFF;
iaEV1MRC = OxOOOO;
none * /
1* X1NTl interrupt (disabled, low priority, poll for results) * /
iaXINTICR ~ XINTI_PRI_LOW I XINTI_EDGE_RIS;
1* clear false interrupt counter" /
IntErrCnt = 0;
................................. -- • I
interrupt void Int 2 ()
{
EV Group A interrupt
• I
volatile WORD Int2Vec
int epld status;
int pdpint_error;
iaEVIVRA;
1* check if interrupt source power drive protect */
if (Int2Vec == PDPINTVECl
{
epld status EPLD_RegRead {EPLD_CONTROLI;
I'
The cause of the POPINT can be determined by reading the EPLD status register
The order of priority 15:
[lJ line break
[2] 1GBT error
[3] LEMM over current
, I
1* check if IGBT error */
if lepld_status & ISB_ERR_TOPOISB_ERR_BOTOISB_ERR_TOPIISB_ERR_BOTIII
(
pdpint_error = ERR_IGBT_GROUP;
if (epld_status & SB ERR_TOPOI pdpint _error I~ ERR_IGBT TOPO;
if (epld_status SB-ERR _BOTOI pdpint _error I~ ERR_IGBT::BOTO;
if (epld_status SB-ERR_TOPI) pdpint _error I~ ERR_IGBT_TOPl;
if (ep Ld_status & SB ERR_BOTl) pdpint _error I~ ERR_IGBT_BOTI;
MC_Shutdown(pdpint_error);
1* check if lem over current * /
else if (epld_status & SB_LEM_OCl MC_Shutdown(ERR_OC_AC_HARDl;
/* check if line break detected */
else if (epId_status & SB_LINE_BREAK) MC_Shutdown{ERR_BREAK_DET);
else MC_Shutdown(ERR_INV_PDPINT_SRC);
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else IntErrCnt++;
........... -- .;
interrupt void 1nt_3 ()
I
/:
EV Group B interrupt
The 200us period is devided into 4 stages of 50us each. The stages are numbered 0 to 3.
The following events occur during each stage:
Stage 0: Check stage synchronization. This is done by checking the state of timerl.
At this time, timer! should be near zero and counting up (BIT13 of GPTCON) .
Set ADCs to convert MEAS I and MEAS va_ _
Stage 1: If asymmetric PWMis used, the duty cycles are calculated and updated.
Stage 2: Set ADCs to convert MEAS I and MEAS VI
Stage 3: The PWMduty cycles are calculated and updated.
Note: The first interrupt will enter stage 2 (after initial stage increment).
The first time stage 3 is entered, the ADCControl Tablelndex is incremented (0 to 1).
static int ADClndx ~ 0;
static int SyncErrAcc;
static int SyncErr;
extern int SyncLocked;
extern int MCPhase;
volatile WORD Int3Vec iaEVIVRBi
int ep Ld status;
int dummy;
l" check if interrupt source is timer2 period match'" I
If IInt3Vec ~~ T2PINTVECI
I
switch (MCStage)
I
;< .•............ Stage 0 ............... -- '"I
case OPSTAGE STAGEO:
I'" store Stage entry time'" I
StageOTime.entry = iaT2CNT:
It read ADC values from FIFDs .. I
ADCl Table{ ADCIndx) iaADCFlFOl» 6;
ADC2TabIe[ ADClndx) == iaADCFlF02»6;
It select next set of measurements and start conversion * I
iaADCTRLI ~ adcMEAS_IladcMEAS_VIIADCIENIADC2ENIADCIMSTART;
It check stage synchronization (must be counting up and count<256) tl
if IliaTICNT & OxFFOOI II l-iaGPTCON & BIT13» MC_ShutdownIERR_STAGE_SYNC);
iifdef Me SLAVE
1* restore nominal Timerl&2 Periods tl
iaTlPR TIPERIOD_NOM;
iaT2PR = TIPERIOD_NOM-l;
It check to see if sync capture event occured during stage3 tI
if (iaCAPFlFO & CAPIFIFO_MASK)
It determine error and set SyncLocked variable tl
SyncErr == SYNC REF - iaCAPIFlFO;
SyncLocked = SYNC_LaCK_TIMEOUT;
if (SyncErr c SYNC_ERR_MIN)
(
iaTIPR TIPERIOD_NOM+l;
iaT2PR TIPERIOD_NOM;
else if (SyncErr > SYNC ERR_MAX)
( _
iaTIPR TIPERIOD_NOM-I;
iaT2PR TlPERIOD_NOM-2;
else
I
if (--SyncLocked 0) MC_ShutdownIERR_SYNC_LOSTI;
I'" increment the MCTime variable (200us increments) tI
MCTime++;
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1* increment phase count (0 to 199 in lOOus increments) I should be even in stage 0 * /
if (++MCPhase >= Me_PHASE_MAX) MCPhase = 0;
#endif
#ifdef _MC_MASTER
/* increment the MCTime variable (200us increments) * I
MCTime++;
/* increment phase count (0 to 199 in lOCus increments), should be even i n stage 0 .. /
if (++MCPhase >= Me_PHASE_MAX)
I
MCPhase = 0;
1* send reference sync pulse */
EPLD_RegWrite IEPLD_CONTROL, EPLD_CONTROL_RUNICB_REF_SYNC_ENAl ;
else
I
EPLD_RegWrite (EPLD_CONTROL, EPLD_CONTROL_RUN);
#endif
if I' IIWORDlMCTime & OxOFFFl l
I
/* update led state */
if (++LedSeqCnt > 7) LedSeqCnt = 0;
EPLD_RegWrite(EPLD_LEDS, LedSe~ LedSeqCnt] l;
/* select next ADC channels" /
if (++ADClndx >= ADC_MAX_ENTRIES) ADClndx 0;
/* SCI transmit/receive check */
SCI_DoTx II;
SCI_DoRx ();
/* wait for ADC EOC and store previous measurements -I
while (iaADCTRLl & ADCEOC);
/* store Stage time */
StageOTime.EOC = iaT2CNT;
j* store ADC values * /
Measlout( 0] iaADCflFOl»6;
MeasVdcb{ OJ = iaADCFlF02»6;
/* select next set of measurements and start conversion *1
iaADCTRLl = ADCControl Table[ ADClndx) ;
/* data acquisition * /
DoDACQI l ;
/* next stage * /
MCStage = OPSTAGE STAGEl;
/* store Stage exit time * /
/*StageOTime.exit = iaT2CNT;*1
dummy = iaT2CNT;
if (dummy > StageOTirne.exitl StageOTime.exit dummy;
break;
/* ........................•...... Stage 1 -- .. /
case OPSTAGE_STAGEl:
/* store Stage entry time" I
StagelTime.entry = iaT2CNT;
/+ read ADC values from FIFOs */
ADCITable( ADCIndx) iaADCFlFOl»6;
ADC2Table( ADClndx] = iaADCFIFD2»6;
/* select next set of measurements and start conversion */
laADCTRLl = adcMEAS_IladcMEAS_VOIADC1ENIADC2ENIADCIMSTART;
/* select next ADC channels * I
if (++ADCIndx >= ADC_MAX_ENTRIESl ADClndx 0;
1* SCI transmit/receive check * /
SCI_DoTx Il;
SCI_DoRxll;
/* wait for ADC EOC and store previous measurements *1
while (iaADCTRLl & ADCEOC);
/* store Stage time */
StagelTime.EOC = iaT2CNT;
/* store ADC values * /
Measlout[ Il iaADCFlFOl»6i
MeasVout[ 0) = iaADCFlF02»6;
#ifdef _Me_SLAVE
/.o update the PWMreference values * /
DoPWMII;
Itendif
/* store Stage time * /
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StagelTime.PWM = iaT2CNT;
/* select next set of measurements and start conversion *1
iaADCTRLl = AOCControl Table( ADClndx] ;
1* data acquisition" /
DoDACQII;
/* next stage" /
MCStage = OPSTAGE STAGE2i
1* store Stage exit t Lme > /
;·StagelTime.exit = iaT2CNTi*/
dummy = iaT2CNT;
if (dummy> StagelTime.exitl StagelTime.exit dummy;
break;
j' Stage 2 ..... -- • j
case OPSTAGE STAGE2:
/* store Stage entry time */
Stage2Time.entry = iaT2CNT;
1* read ADC values from FlFOs .. /
ADel Table[ ADClndx] iaADCFI FOl» 6;
ADC2Table( ADClndx] = iaADCFlF02»6;
1* select next set of measurements and start conversion" I
iaADeTRLl = adcMEAS_IladcMEAS_V1IADC1ENIADC2ENIADCIMSTART;
#ifdef Me SLAVE
1* check for reference sync from master * /
if liaXINTlCR & XINT1_FLAGI
I
1* reset phase counter if set * /
MCPhase = 1;
/* set trigger for DACQ * /
DacqFlags 1= DACQ_START_TRIG;
/" clear flag (only needed if interrupt not used) "/
iaXINTICR : XINTl_PRI_LOW 1 XINTl_EDGE_RIS;
J
/* increment phase count * /
else MCPhase++;
ë end i f
#ifdef Me MASTER
/* increment phase variable */
MCPhase++ ;
/* increment SCI WDT counter and check timeout * /
if (MCState == OPSTATE_NORM_RUNI
I
if (++SCIWDTcnt == SCI_WDT_COUNT_MAX) MC_Shutdown(ERR_SCI_NR_TIMEOUT);
#endif
/* select next ADC channels * /
if (++ADClndx >= ADC_MAX_ENTRIES) ADClndx 0;
/* SCI transmit/receive check */
SCI_DoTx II;
SeI_DoRxIJ;
/* wait for ADC EOC and store previous measurements */
while (iaADCTRLl & ADCEOC);
/" store Stage time */
Stage2Time. EOC = iaT2CNT;
j* store AnC values *j
Measlout[ 21 iaADCFIFOl»6;
MeasVdclJ[ IJ = iaADCFlF02»6;
/* select next set of measurements and start conversion */
iaADCTRLl = ADCControl Table( ADClndxJ ;
j* data acquisition'" /
DoDACQ II;
/* next stage * /
MCStage = OPSTAGE_STAGE3;
/* store Stage exit time * /
/*Stage2Time.exit = iaT2CNT;*j
dummy = iaT2CNT;
if (dummy> Stage2Time. exit) Stage2Time. exit dummy;
break;
j' .................•...•... Stage 3 .......•...•..... -- * j
case OPSTAGE STAGE3:
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1* store Stage entry time'" /
Stage3Tirne. entry = iaT2CNT;
/* read ADC values from FIFOs * /
ADCITable[ ADClndx] iaADCFlFOl»6;
ADC2Table[ ADClndx] ~ iaADCFIF02»6:
j* select next set of measurements and start conversion */
iaADCTRLl = adcMEAS_IladcMEAS_VOIADCIENIADC2ENIADCIMSTART;
/: clear CAPI Fr ru to test for sync event .../
iaCAPFIFQ = CAPFIFD_CLR;
/* select next ADC channels" /
if (++ADClndx >= ADC_MAX_ENTRIES) ADClndx 0;
/* SCI transmit/receive check'" /
SCI_DoTx (I:
SCI_DoRx (I:
/-1< wai t for ADC EOe and store previous measurements'" /
while (iaADCTRLl & ADCEOCI:
/* store Stage time'" I
Stage3Time.EOC = iaT2CNTi
/* store ADC values'" I
Measlout[ 3] iaADCFlFOl»6:
MeasVout[ 11 = iaADCFlF02»6;
#ifdef MC SLAVE
1* update the PWMreference values * /
DoPWM II:
#endif
/* store Stage time * I
Stage3Time. PWM = iaT2CNT;
/* select next set of measurements and start conversion */
iaADCTRLl ~ ADCControl Tabler ADClndx] ;
/* data acquisition" /
DoDACQII:
1* next stage" I
MCStage = OPSTAGE_STAGEO;
/* store Stage exit time" /
l" Stage3Time. exi t = iaT2CNT;'* /
dummy = iaT2CNT;
if (dummy> Stage3Time.exitl Stage3Time.exit dummy;
break;
/. Sync Lock" .•........... _- */
case OPSTAGE_SYNC_LOCK:
#ifdef _Me_MASTER
/.
The master remains in this stage until the line break signal on the input
clears and remains cleared for LINE STATUS VALID COUNT. This implies that all
the slave modules have locked onto the sync pulse train (slave devices enable their
sync output after lock) ../
epld_status = EPLD_RegRead(EPLD_CONTROL);
/* EPLD RegWrite(EPLD LEOS, MCStage); */
EPLO_Regwrite(EPLD_LEDS, epld_status);
1* check line break status * /
if lepld_status & S8_LINE_BREAKI
I
/* line break, reset line valid status counter * /
SyncLocked = 0;
/* clear pd protect int sources * /
EPLD_RegWrite{EPLD_CONTROL, EPLD_CONTROL_WAIT_SYNC_CLR);
else
if (++SyncLocked >= LlNE_STATUS_VALID_COUNT)
I
/* valid line status detected */
MCStage ~ OPSTAGE STAGE SYNC:
SyncLocked = SYNC=lOCK_TIMEOUT;
/* clear pd protect int sources and enable break detect */
EPLD _RegWri te (EPLD _CONTROL, EPLD _CONTROL _WAIT _SYNC _DONE I :
/* SCI transmit/receive check */
SCI DoTx II:
SCI::DORX (I:
#endif
#ifdef _MC_SLAVE
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/*
This stage is used to lock onto the incoming sync pulse train.
The Timerl & 2 periods are shortened to force the timers to catch up
Timer! values are then captured until the error is within 10 percent
of half the Timer Period register value. The period is then reset
to the nominal value and the next stage is entered. It is assumed
that the phase will not drift more than approx 10% while in the
next stage (max 3 interrupt cycles)./
iaTIPR
iaT2PR
Tl PERIOD NOM+l;
Tl PER 10°=NOM;
/~ clear pdpint sources, sync out disabled +;
EPLD_RegWrite(EPLD_CONTROL, EPLD_CONTROL_WAIT_SYNC_CLR);
/* set led state'" /
EPLD_RegWrite(EPLD_LEDS, MCStage);
/* check to see if sync capture event *1
if (iaCAPFIFO & CAPlFIFO_MASK)
I
SyncErr:::. abs(iaCAPIFlFO - SYNC_REF);
if {(SyncErr < lOl && (iaTlCNT < 200) && (iaGPTCON & TlSTAT))
(
iaTlPR = TlPERIOD NOM;
iaT2PR = TlPERIOD=NOM-l;
MCStage = OPSTAGE STAGE SYNC;
SyncLocked = SYNC=WCK_TIMEOUT;
/* clear pd protect int sources and enable break detect and sync out * /
EPLD_RegWrite(EPLD_CONTROL, EPLD_CONTROL_WAIT_SYNC_DONE);
#endif
br e a k;
/, -_. Stage Sync .......•...•.. -- * /
case OPSTAGE_STAGE_SYNC:
#ifdef MC MASTER
/*
Stay in this stage until stages are synched with PWM ramp
This stage would be equivalent to StageO, except that the next
stage is not selected until the ramp conditions are met.
* 1
/* set led state * /
EPLD_RegWrite(EPLD_LEDS, MCStage);
1* check stage synchronization (counting down and count<256) *1
if ((iaTICNT & OxFFOO) II (-iaGPTCON & BITl3) I
(
MCState OPSTATE_WAIT_STAGE_SYNC;
else
I
/...ramp conditions met * /
/* wait for ADC end of conversion *1
while (iaADCTRLl & ADCEOC);
/* Clear ADC FIFO buffers (2 dummy reads) + /
ADClndx
ADClndx
ADClndx
ADCIndx
iaADCFIFOl;
iaADCFIFOl;
iaADCFI F02;
iaADCFI F02 i
1* set ADCs to convert MEAS_I and MEAS_Vl *1
ADCIndx = 1;
iaADCTRLl = ADCControlTable[ ADClndx] i
1* Reset MCTirne and MCPhase variables" /
MCTime = 0;
MCPhase = ai
1* next stage * I
MCStage OPSTAGE_STAGEl;
MCState = OPSTATE_NORM_IDLE;
SyncLocked = SYNC_WCK_TIMEOUT;
#endif
#ifdef MC SLAVE
1*
Stay in this stage until stages are synched with PWM ramp
This stage would be equivalent to StageD, except that the next
stage is not selected until the ramp conditions are met.
* /
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/+ clear CAPI FIFO to test for sync evant > /
iaCAPFlFO ..- CAPFlFO_CLR;
I· set led state *;
EPLD_RegWrite{EPLD_LEDS, MCStage):
;* check stage synchronization (counting down and count<256) ..,/
if ((iaT1CNT & OxFFOO) II (-iaGPTCON & BITl3))
I
/* not yet, make sure that the PWMoutputs are disabled * /
iaCOMCON = COMCON_NORM_STOP;
MCState OPSTATE_WAIT_STAGE SYNC;
else
I
/+ ramp cond i tions met"" /
/* wait for ADC end of conversion'" I
while (iaADCTRLl (, ADCEOC);
/* Clear ADC FIFO buffers (2 durruny reads) ..,I
ADClndx iaADCFlFOl;
ADClndx iaADCFlF01:
ADClndx iaADCFIFD2:
ADClndx iaADCFlF02;
/* set ADCs to convert MEAS_I and MEAS_Vl * /
ADClndx = 1;
iaADCTRLl = ADCControl Table[ ADClndx] ;
1+ Reset MCTime and MCPhase variables * I
MCTime = 0;
MCPhase = 0;
;+ next stage'" I
MCStage OPSTAGE_STAGEli
MCState = OPSTATE_NORM_IDLE;
SyncLocked = SYNC_LOCK_TIMEOUTi
#endif
break;
/* ......................•...•...........•...•......•.......... -- * /
default:
I
/* This code should never execute. If entered, do shutdown * /
MC_ShutdownIERR_INV_STAGE);
break;
1* reset watchdog timer */
RTI_WDTKick II;
else IntErrCnt++;
j' -_ . . ....•...•.. -- * 1
/. . < ModCon library>"--
file: MC LIB.c
project: Module Controller (MadCan)
developer: J.A. du Toit
company: University of Stellenbosch
2001/11/22 (ver.0.5.01
2001/04/24 (ver.0.4.01:
moved some global variables to main.h
modified MC_Shutdown to initialize timers and display error on leds
2001/04/24 (ver.0.3.01:
Read device ID from EPLD
/' .•...•. -- * /
#define _MC_LIS_BUILD
#include <string.h>
#include <ioports. h>
#ifdef _MC_MASTER
#include "master.h"
#endif
hfdef MC SLAVE
#include "slave.h"
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ë end i f
#include "MC_ LIB.h"
#include "F240REGS.h"
#include "Me ADC . h"
#lnclude "MC_GPT.h"
ë i nc l ude "MC_RTl. h"
#include "MC_ PINS.h"
lIinclude "MC_SCI.h"
#include "MC_EPLD.h"
ê Lnc Lude "MC_CMP.h"
#include "MC ASM.h"
Itinclude "MC_ INT.h"
#include "MC_ERR.h"
#include "MC_COMS.h"
#ioclude "MC_CAP.h"
#include "MC_DACQ.h"
/* .. [ Global variables] */
/* ..[External variables] */
extern int TID;
extern int DID;
extern int GID;
/* -- . ..•.....•.......•..•...•..........•.. -- * /
void MC Init(voidl
(
WORD i;
WORD ,. Data ~ (WORD*) OxBOOO;
WORD InfoLength;
WORD InfoStringLength;
WORD InfoCount;
char InfoChar i
;.., gobally disable maskabie interrupts *;
asm (" SETe INTM");
/ .. Configure I/O pins (see MC_PINS.h file for details) "';
iaSCIPC2 defSCIPC2;
iaSPIPCl defSPIPCl;
iaSPIPC2 defSPIPC2;
iaNMICR defNMICR;
iaXINTICR defXINTICR;
iaXINT2CR defXINT2CR; -
iaXINT3CR defXINT3CR;
iaOeRA defOCRA;
laDeRS defOCRB;
iaPADATDIR defPADATDIR;
iaPBDATDIR defPBDATDIR;
iaPCDATDIR defPCDATDIR;
/* read the device ID embedded in the EPLO (4 bit register) * /
TID EPLD RegRead(EPLD TID) & Ox7F;
GlO TID» 4; -
DID TID & OxOF:
/* Clear external SRAM (data space) */
for (i=OxOOOO: i<Ox8000: i++) *Data++ = 0;
/-
Copy target info to external memory (data space)
Ox8000 InfoLength
Ox800l InfoCount
Ox8002 InfoIndex (start, length) * 62
Ox8080 InfoTable (null terminated strings of max 32 chars) * 62
InfoLength = GetlnfoLength();
1* check length of info struct,
if (InfoLength> (INFO COUNT MAX
InfoCount = OJ - -
else truncate * 1
INFO_SLENGTH_MAX)) InfoLength (INFO_COUNT_MAX INFO_SLENGTH_MAX) ;
• (WORD') (INFO INDEX_ADDR) (WORD) (INFO_TABLE_ADDR);
for (i=O: i<InfoLength; i++)
1* get character * /
InfoChar = GetlnfoChar(i):
InfoStringLength++j
1* store in info table */
* (char*) (INFO_TABLE_ADDRti) = InfoChar;
1* check if end of info string * /
if (InfoChar == chNUL)
{
* (WORD"") (INFO_INDEX _ADDR+1+2* InfoCount) = InfoStr ingLength;
if (++InfoCount == 62) break;
else * (WORD"")(INFO_INDEX_ADDR+2* InfoCount) (WORD) (INFO_TABLE_ADDR+i+l);
InfoStringLength = 0;
page 164
Stellenbosch University http://scholar.sun.ac.za
Development and analysis of a distributed control strategy for power electronic converters
• (WORD' 1 (INFO LENGTH ADDRI : InfoLength;
• (WORD' 1 (INFO=COUNT_AoDRI : InfoCount;
/- clear data acqulsition array +;
for (i=O; l<DACQ SRC_MAXNUM; 1++) nacqs r o ij 0;
lo .... -- • I
void GPT lnit (void)
I
lo
Assume CPUCLK=20MHz
Timerl:
Set to 5kHz (taking into account up/down cou t Lnq mode, Period
Set to continuous up/down mode (for- PWMgeneration) .
Set pre scale to 1 (clock divide by two) .
TPRD' 21.
Timer2 :
Use timerl enable.
Set to continuous up counting mode (Period = TPRD+l) .
Set prescale value of 0 (use input clock directly) .
Timer should run at 20kHz.
Set timer2 to start ADC conversion (period interrupt flag).
Timer3:
Used for delay routines.
Set to single up counting mode.
Use own period register and enable flag.
Set countIng perIod to lrns.
• I
/. setup t ime r l with timer- disabled, setup timer-s 2 and 3, enable t ime r I * /
I" Configure t i me r I * /
iaTICON TMODEcudITPSd2;
iaTlPR TlPERIOD NOM;
iaTlCMPR TlPERIOD-NOM/2;
iaTICNT OxFFFE;-
/* Configure timer2 */
iaT2CON TMODEcu ITPSdll TSWTl;
iaT2PR TIPERIOD NOM-I;
iaT2CMPR TlPERIOD - NOM/2;
laT2CNT OxFFFE;-
/* Configure timer3 (lms period) used for delays etc. '*/
iaT3CON TMODEsu ITPSd32;
iaT3PR 625;
iaT3CMPR 0;
iaT3CNT OxFFFEi
/* start timerl * /
iaTlCON ~ TMODEcudlTPSd21TENABLEi
/* enable compare outputs */
iaGPTCON = Ox046Ai
I' •••••••••••• 0 ••• 0 •• 0 •••••• 0 __ 0 I
void PWM Ini t (void)
lo
Blanking time of Sus
Assume CPUCLK=20MHz
Set prescale value to 1 for- deadband and pwm counters (clock divide by two)
PWMassignments (Full bridge)
PWMl -> right-top (active high)
PWM2 -> right-bottom (active low)
PWM3 -> left-top (active high)
PWH4 -> left-bottom (active low)
PWM5,6 unused
01
/* Configure compare registers for PWM '* /
/~ PWM1,3 active low. PWM2,4 active high, PWM5,6 forced low (Hold) */
iaACTR = Ox0099;
/* Deadband prescale x/2, enable deadband units, DB=5us * /
iaDBTCON : Ox32E6;
/* set to duty cycle to 50% * /
iaCMPRl TIPERIOD NOM/2;
iaCMPR2 TlPERIOD-NOM/2;
iaCMPR3 0; -
/* PWM7 active high, PWM8,9 forced low (Hold) * /
iaSACTR = 2;
aSCMPRl
aSCMPR2
aSCMPR3
TlPERIOD_NOM/2;
0;
0;
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select CMPl-2 PWMmode,
disable simple compare
ACTCR reload on Tl underflow and period match
Compare reload on underflow and period match
Compare enable CENABLE
Full compare ou t pu t s not enabled FCOMPOE
Simple compare outputs enabled SCOMPOE
iaCOMCON resCOMCON ;
iaCOMCON de fCOMCON"
......................................................... -- ./
void CAP_Init (void)
I
Setup capture units
Use Timer2 as the base for CAPI
Disable CAP2, CAP3 and CAP4
./
iaCAPCON CAP1EDGE_RISICAPQEPN_ENA12ICAPRES;
. -- * I
void GPT Delay (WORD ms e c s j
WORD i;
I~ Timer3 is set to generate a milisecond period *j
for (io:=O; i<msecs; i++)
I
iaT3CON = TMODEsuITPSd32ITENABLE; /* start timer */
while (iaT3CON & TENABLE); /* wait for period match */
/. . -- ./
void MC_Shutdown(TF240Error error)
I
int j;
,. disable interrupts */
asrn (" SETe INTM");
/* disable watchdog */
iaWDCR = wdtCHK IwdtPS64I wdtDIS;
/* Disable PWM outputs * /
iaCOMCON = COMCON_SHUTDOWN;
/.. disable sync pulse train ./
EPLD_RegWrite(EPLD_CONTROL, EPLD_CONTROL_SHUTDOWN);
/. initialize timers (Timer3 used for delay function) * /
GPT_Init();
for (j=Oi j<4; j++)
I
EPLD LEDSpinI15);
EPLD=LEDSpinl-15);
)
/* display error on leds */
for Ij~O; J<4; j++)
I
EPLD RegWrite(EPLD LEOS, error»4);
GPT_DelayI1000); _
EPLD_LEDSpin 115);
EPLD RegWrlte(EPLD_LEDS, error);
GPT_De1aYISOO) ;
EPLD_LEDSpinl-15) ;
/+ set led state * /
EPLD_RegWrite IEPLD_LEDS, OxOO);
GPT_DelayI1000) ;
/* set led state ./
EPLD_RegWrite(EPLD_LEDS, OxFF);
/+ Initiate software reset + /
iaSYSCR = iaSYSCR & OxOOFF;
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GPT_DelayilOOO) ;
/* this code should never execute */
while (TRUE);
/' ....... -- ,/
void ADC Init(void)
I
enable ADCl and ADC2
set prescale to 12 '""> 6.0us @ SYSCLK=lOMHz
enable event manager start of conversion
iaADCTRLl
iaADCTRL2
adcMEAS IladcMEAS VOIADeIENIADe2EN;
ADepSeALE; -
/' ....... -- ,/
void EPLD_LEDSpin (int Speed)
(
j* cycle leds, a positive Speed setting cycles left, negative right */
if (Speed> 0)
(
EPLD RegWriteIEPLD_LEDS, 1);
GPT Delay (Spe ed I ;
EPLO RegWr i te (EPLD LEOS, 2);
GPT Delay(Speed); -
EPLD RegWritelEPLD LEDS, 4);
GPT_Delaylspeedl; -
EPLO RegWrite (EPLD LEOS, 8);
GPT_Delay(Speed); -
EPLD RegWrite(EPLD LEOS, 0);
GPT_Delay(Speed); -
else
I
Speed =: abs (Speed);
EPLO RegWrite(EPLD LEOS, 8);
GPT_DelayISpeed); -
EPLO RegWr i te (EPLO LEOS, 4);
GPT DelaY(Speed); -
EPLD RegWrite(EPLD LEDS, 2);
GPT Delay (Spe edl r -
EPLO RegWrite(EPLD LEDS, 1);
GPT DelaYlspeed); -
EPLD RegWrite(EPLD LEOS, 0);
GPT_DelayISpeed); -
/,
/,
, .......•...•. -- * /
. < ModCon RS232 conununications > .. _-
file: MC_SCI.c
p r o j ec t : ModCon
developer: J.A. du Toit
company: University of Stellenbosch
2001/07113 Iver.0.5.11
fixed read bytes state machine (decoding failed after escape chars)
2001107/03 Iver.0.5.0)
2001/05/08 Iver.O .. 5)
Added SCI transmit code
2001/05/07 (ve r . 0.4.0)
Added receiver error checks (parity, line break, framing and overflow)
,/
/, -- ,/
#ifdef Me MASTER
#include "master. h"
#endif
#ifdef _Me_SLAVE
#include "slave.h"
#endif
#include "Me-scr.r.-
#include "Me-EPLD.h"
#include "Me ERR.h"
#include "Me-eOMS .h"
#include "F240REGS. h"
#include "Me_RTI.h"
#include "Me GPT.h"
#include "Me
-
ADe.h"
#include "Me
-
eMP. h"-s i nc Iude "Me_LIB. h"
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#include "MC_DACQ.h"
I- .. [ Global variables} . -- - 1
/* r ece i ve errors" /
TSCIErrors scr sr ro r s = {O, 0, 0, 0, 0, O};
/* SCI receiver/transmitter buffer" /
char SCIBuff[ SCI_BUFF_LENGTH];
char RxBuff[ SCI RXBUFF LENGTH] ;
char SCITxDBuff-~ OXff;
int SCI_CRC = 0;
WORD SCIWDTcnt = 0;
TsciState SCIState = SCI_IDLE;
TsciTxState SCITxState = SCI TX IDLE;
1* receive buffer indexes" I
WORD iRxln = 0;
WORD iRxOut = 0;
1* SCI buffer indexes */
WORD iBuffln = 0;
WORD iBuffOut 0;
WORD nBuffOut Di
int Tempint = 0;
I- -_. . ...........•............ [ External variables] -- ,,/
extern int aco svoco ,
extern lot MeasVout;
extern int Measlout;
extern int MCPhase;
extern TOpStage MCStage;
extern TOpState MCState;
extern int TID;
extern int DID;
extern int GlO;
extern LedSeq[) ;
extern int Ref[) i
extern canst int Ref Maxi ) ;
extern canst int Ref Min[ ] ;
extern int LedSeqCnt;
extern ULQNGMCTimei
/* -_ ... . .............•.......•...•...•...•......•..•...... -- * /
void SCI lnit (TbaudRate baud)
[
Initialize the SCI port of the F240
In the TI compatability mode, the baud rate is set to 38400 for communication
with the TI sci download software.
The sci source can the fiber optic or RS232
The default baudrate is 38400 for TI compatability
BRR = ISYSCLK/lbaud-SII-!
/ ... Initialize SCI registers'" /
/" 1 stop bit, no parity, idle line, 8 bits (Ox17) "/
iaSCICCR defSCICCR;
/* enable TX and RX, internal SCICLK, disable RX ERR, SLEEP and TXWAKE (Ox131*/
iaSCICTLl defSClCTLlr;
/* disable TX INT and RX/BK INT (OxOO) * /
iaSCICTL2 = defSCICTL2i
/* set BRR high and law bytes (OxOO) * /
iaSCILBAUD baud & OxFF;
iaSCIHBAUD = (be udxo B) & OxFFi
/* enable TXD and RXD pins (Ox22) "/
iaSCTPC2 = Ox22;
/* release SCI software reset (Ox33) ., /
iaSCICTLl = defSCICTLl;
I- ..............•................•................ -- * /
int SCI_ProcessPkt (void)
The command consists of the following fields field:
CMCi 7J R/W
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CMe( 6 . . 5) Length
CMe( 4 . . 0) CMD_ ID
The length field transmates as follows (include TID, CMD and CRCI
° ° extra words => pkt length 3 bytesI extra word => pkt length bytes
2 extra word => pkt length bytes
DLength extra words pkt length + 2* DLength bytes
The order of processing is as follows:
[lJ Deterimine if device is destination target
[2) Check packet length
! 3J Assemble CMDbuffer and pass to SCI ProcessCmd function
iBuffln points to the next empty space in the receive buffer => number of bytes in received ExPkt
The packet is processed as follows:
[II Check CRC,
* The SCI CRC contains the checksum (including the transmitted checksum)
.. TxCRC="sc rso r n iBuffln-l]
=> CRC OK if ((SCI_CRC - TxCRC) & OxFFl = TxCRC
• I
WORD de t an.
WORDdatal;
int IDMatch;
TComsCmd CMD;
int TxCRC;
1* Check CRC * 1
TxCRC = SCIBuff[ iBuffIn-l) ;
/: continue if CRC OK .. /
If {IISCI_CRC - TxCRCI & OxFFI == TxCRCI
I
/ .. check .i f module is target" /
IDMatch = SCI_CheckTID{SCIBuff[ SCI_BUFF_TID_INDEXI I;
If IIDMatchl
(
/* read conunand * /
CMD = SCIBuff[ SCI_BUFF_CMD_INDEX) ;
/* can only return data if device is only target'" 1
if ((CMD & SCI_RW_MASKI && IlOMatch != TARGET_ONLYI I
I
SCI State = SCI_IDLE;
return FALSE;
else
(
1* check packet length * 1
switch ISCI GET LENGTH FIELDlCMDIl[ _ _ _
case 0:
I
if liBuffIn = SCI_CMD_LENGTH_OI
[
SCI _ProcessCmdO (CMD);
else
/* length mismatch * /
SCIErrors . LEN++;
SCIState = SCI_IDLE;
return FALSE;
break;
case l:
if liBuffIn == SCI_CMD_LENGTH_II
[
dataO = SCIBuff[ SCI BUFF DATAO INDEX)
SCI_ProcessCmdl (CMD~ dataO);
(SCIBUff[ SCI_BUFF_DATAO_INDEX+l] « 81;
else
1* length mismatch * 1
SeIErrors . LEN++;
SCIState = SCI IDLE;
return FALSE; -
break;
case 2:
if (iBuffIn == SCI_CMD_LENGTH_21
(
dataO = SCIBuff[ SCI BUFF DATAO INDEX)
datal = SCIBuff[ SCI=BUFF=DATAI=INDEX)
SeI_Processemd2 (CMD, dataO, datal);
ISCIBuff[ SCI BUFF DATAO INDEX+l] « 81;
ISCIBuff[ SCI=BUFF=DATAI=INDEX+l) « 81;
else
I
/* length mismatch" 1
SeIErrors.LEN++;
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SCIState = SCI_IDLE;
return FALSE;
break;
case 3:
if (lBuffln == SCI_CMD_LENGTH_3 + SCIBuffl SCI_BUFF_DLEN_INDEX] I
I
SCI ProcessCmd3 (CMD, (BYTEl SCIBuff[ SCI BUFF OLEN INDEX] ,
- &SCIBuff! SCI_BUFF_DLEN::INDEX+l] 1;-
else
(
;'" length mismatch * /
SCI Errors . LEN++;
SCI State = SCI_IDLE;
return FALSE;
break;
detaul t:
(
SCI State ~ SCI_IDLE;
return FALSE:
break:
else
/* CRC error, reset sate machine *1
SCIErrors,CRC+.,.;
SCIState ::= SCI_IDLE;
return FALSE;
...........................•......•..... -- * /
int SCI_ProcessCmdO (TComsCmd CMD)
switch (CMD)
[
case CMD NULL:
( -
1* NULL cmd ""> do nothing * /
SCIState = SCI_IDLE;
return TRUE;
break;
case CMD_SHUTDOWN:
iaCOMCON = COMeON_SHUTDOWN; 1* disable PWM signals */
Me Shutdown (ERR HOST REQ); /* Shutdown module * /
break; --
case CMD_START:
ë i f de f Me SLAVE
I'" enable PWM signals * I
i aCOMCON COMeON _NORM RUN;
ë end i f
SelState SCI IDLE;
MCState = OPSTATE_NORM_RUN;
return TRUE;
break;
case CMD_STOP:
MCState = OPSTATE NORM IDLE;
SCI State = SCI IDLE; -
#ifdef _MC_SLAVE -
iaCOMCON = COMCON NORM STOP; /+ disable PWM signals +/
#endif _ _
return TRUE;
break;
case CMD SLEEP:
/* enter OPSTATE SLEEP state if current state is OPSTATE_NORM_IDLE * /
if (MCState =~ OPSTATE_NORM_IDLEI
(
MCState = OPSTATE_SLEEP;
SCI State = SCI_SLEEP;
return TRUE;
else
SCIState = SCI_IDLE;
return FALSE;
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br-eak;
case CMO SYNC:
LedSeqCn t = 0;
MCTlme = 0;
SCI State ~ SCI IDLE;
EPLD_RegWrite IEPLD_LEDS, Leds e-q LedSeqCnt] I;
return TRUE;
break;
case CMD_RD_STATE:
return SCI_SendWA( (inti-) &MCState, I, TRUE) i
break;
case CMD RD STAGE:
return SCI_SendWA( (int*) &MCStage, 1, TRUE);
break:
Hifdef _MC_SLAVE
case CMD RD INFO eNT:
I - -
return SCI_SendWA( (int*) (INFD_COUNT_ADDR), 1, TRUE);
break;
#endif
Hifdef _MC_MASTER
case CMO RD INFO_eNT:
I - -
TempInt = 0;
return SCI_SendWA(&Templnt, 1, TRUE);
brea k;
#endi f
case CMD_DACQ_SINGLE:
1* clear busy and trigger flags an set start flag * I
DacqFlags ~ DACQ START;
SCIState ~ SCI_IDLE;
return TRUE;
break;
default:
I
1* undefined command */
SCIState ~ SCI_IDLE;
return FALSE;
break;
... -- * /
int SCI ProcessCmdl(TComsCmd CMD, WORD datal
switch (CMD)
I
case CMD RD WDS:
I - -
return SCI_SendWA{ (int*) data, 1, TRUE);
break;
case CMO_RD_REF:
j* data '= ref# * /
if Idata<REF_COUNT_MAX I
I
return SCI_SendWA( (int*) &Ref[ datal, 1, TRUE);;
else
{
SCIState = SCI_IDLE;
return FALSE;
break;
#ifdef _MC_SLAVE
case CMO RD INFO STR:
{ - -
return SCI_SendlnfoLine(data)j
break;
#endif
default:
I
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return FALSE;
break;
/. ................... -- ./
int SCI ProcessCmd2 (TComsCmd CMD, WORD dataO, WORD datal)
int CRC;
swi teh [CMDl
I
case CMD WR WDS:
II. wr i. te a woed to da ta space ...I
if IIsValidDSAddrllint')dataO))
I
... (WORD* )dataO = datal;
return TRUE;
else
I
SCIState ~ SCI_IDLE;
return FALSE;
case CMD_RD_WADS:
return SCI_SendWA( t t n t- )dataO, datal, TRUE);
break;
case CMD WR REF:
/"'" dataO = ref#, datal = new value + /
if (dataO<REF COUNT_MAX)
I
Ref! dataO] = datal;
SCIState = SCI IDLE;
return TRUE; -
else
I
SCIState = SCI_IDLE;
return FALSE;
break;
case CMD WR REF ENDS:
/* dataO = r e I ë , datal = new value * /
if IdataO < REF_COUNT_MAX)
I
if (datal> RefMax[ dataO] )
I
SCIState ~ SCI_IDLE;
return FALSE;
else if (datal < Ref Min{ dataO) )
I
SCIState = SCI_IDLE;
return FALSE;
else
I
Ref! dataO] = datal;
SCIState = SCI_IDLE;
return TRUE;
else
I
SCIState = SCI IDLE;
return FALSE; _
break;
case CMD_CALC_CRC:
/* calculate the CRC for data pointed to by Dl, length of DO */
CRC = CalcCRC ((char*) oe t ao , datal);
return SCI_SendWA(&CRC, L TRUE) i
break;
default:
I
SCIState ~ SCI_IDLE;
return FALSE;
break;
.. -- ./
int SCI ProcessCmd3(TComsCmd CMD, BYTE DLength, char *data)
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int i;
WORD temp;
swi tch (CMD)
I
case CMO DACQ_SELECT:
I
;'* check i f max number of sources exceeded'" /
if (DLength> DACQ_SRC_MAXNUM+2)
I
SCI State ~ SCI_IDLE;
return FALSE;
else
DacqFlags = 0;
DacqSrcCnt = DLength/2;
for (i=O; i<DacqSrcCnt; i++)
temp = *data++;
temp 1= (*data++)«8;
DacqSrc( il "" temp;
SCIState = SCI IDLE;
return TRUE; -
break;
de f au Lt:
I
SCIState = SCI_IDLE;
return FALSE;
break;
inline lnt SCI_CheckTID(int ID)
/<
returns if device IS not destination
returns if device is only destination
returns if device is group destination
returns if device is broadcast destination
if (ID & Ox8D) return TARGET_ALL; 1* broadcast flag set .../
else if ((ID» 4) == GlO)
I
/* groups IDs match '*;
if 1110 & OxOF) == DID) return TARGET_ONLY;
else if ((ID & OxOF) == Ol return TARGET_GROUP;
/* group and device IDs match 1< /
1* group IDs match, device ID = 0 */
return TARGET_NO;
/< ..•. -- * /
int SCI_SendWA(int *addr, int num, int sign)
/'
Transmit a packet filled with num words of data
num is the number of word to send => bytes is 2 x num
the packet length field is the number of words-l
The stored data is not masked because only the lower 8 bits are written to the SCI Tx register
, /
Hdefine MAX_NUM_OF_WORDS SCI_NUM_OF_DATA_BYTES/2
int i;
int CRC 0;
int dese;
char * Buff
WORD data:
SCIBuff;
if ((num >= Il && (num <= MAX_NUM_OF_WORDS))
I
if (sign)
I
/* treat as signed integers */
dese = (num-I) I DATA_TYPE_INT_ARRAY;
else
I
/* treat as unsigned integers * I
dese = Inurn-I) I DATA_TYPE_UINT_ARRAY;
.. Buff++ = HID;
CRC += HID;
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.. Buff++ = TID;
CRC += TID;
.. Buff+-+- "" dese;
CRC += dese;
for (i=O; i<nUITIi i++)
I
lw check if valid add r , else substitute data with OxDEAD .../
if (IsValidDSAddr(addr) 1
I
da t a = ...addr ;
.. Buff++ = data;
CRC += data;
*Buff++ = data»8;
CRC += data»8;
else
I
data = OxDEAD;
...Buff++ = data:
CRC += data;
* Buff++ = data» 8;
CRC +=: data»8;
1* select next addres * /
addr++ ;
1+ append eRe .. /
...Buff++ = (CRC & OxFF);
;+ set number of characters to transmi t ../
nBuffQut == 2*num + TH_PKT_NUM_CONTROL_BYTES:
/* set state machine to transmit BOF'" /
SCITxState == SCI_TX_BOF;
return TRUE;
else
I
SCIState = SCI_IDLE;
return FALSE;
(' .......... -- .(
int SCI_SendCA(char ...addr, WORD num)
('
Transmit a packet filled with num characters
num is the number of characters to send
the packet length field is the number of characters-1
+(
#define MAX_NUM~OF _CHARS SCI_NUM_OF_DATA_BYTES
int 1;
int CRC 0;
int dese;
char "Buf f
WORD data;
SCI Buff;
if ((num >= 1) && (num <= MAX_NUM_OF_CHARSl 1
I
dese = (num+LI DATA_TYPE CHAR_ARRAY;
* Buff++ = HID;
CRC += HID;
* Buff++ ""' TID;
CRC += TID;
* Buff++ =: dese;
CRC += dese;
for (i=O; i<num; i++)
I
/* check if valid addr, else substitute data with NULL */
if IIsValidDSAddrladdrl1
I
data = *addr;
* Buff++ = data;
CRC += data;
else
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.. Buff++ chNUL;
;+ select next add r e s .../
addr++ ;
j* append CRC .../
*Buff++ = CRC & OxFF;
J* set number of characters to transmit,. /
nBuffOut = num + TH_PKT_NUM_CONTROL_BYTES;
;* set state machine to transmit BOF'" /
SCITxState ~ SCI_TX_BOF;
return TRUE;
else
seTState = SCI_IDLE;
return FALSE;
I' ..•.......•...•...•...•...•...•...•...... -- * I
int SCI_SendlnfoLine (WORD Line)
I
r:
Ox8000 InfoLength
OxSOOl InfoCount
Ox8002 InfoIndex (start, length) .. 62
Ox8040 InfoTable (null terminated strings of max 32 chars) .. 62
• I
WORD num;
che r- addr;
1* check index +;
if (Ld nec=" IWORD") (INFO_COUNT_ADDR))
I
addr = (cne rv t ' (WORD*) (INFO_INDEX_ADDR+2* Line);
num = ... (WORD*) (INFO_INDEX_ADDR+l+2*Linel;
/* check address */
if I {a ddr->= (cha r+j INFO TABLE_ADDR) && (addr< (char') IINFO_TABLE_ADDR+ IINFO_COUNT_MAX-l)' INFO_SLENGTH_MAX)))
return SCI~SendCA(addr, num);
else return FALSE;
else return FALSE;
.....•.. -- * I
void SCI ProcessRxBytes (int Num)I _
Read Num bytes from input buffer and decode
The possible states are:
Idle
Busy
BusyCE
EOF
Sleep
Bypass
• I
int i;
char data;
for I 1~0; i<Num; i++ )
1* get next character and decode *1
data SCI_GetRxChar();
1* A BOF character always signals the start of a new frame *;
if (data chBOF)
I
iBuffln = Di
SCIState = SCI_BUSY;
SCI_CRC ~ 0;
else
I
switch (SCIState)
I
case SCI BUSY:
I _
/* special cases are EOF and CE ...I
if (data :::= chCE)
I
SCIState = SCI_BUSY_CE;
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else if (data :::= chEOF)
I
SCIState
return;
SCI_EOF;
else
I
/'" add character and check for buffer overflow" I
if(!SCI AddChar(data»I _
SeIErrors .OF++;
SCIState ::: SCI_IDLE;
break;
case SCI_BUSY_CE:
/* add character xor Ox20 and check for buffer cve r t Iow > I
if (! SCI AddChar (data"Ox20»I _
SeIErrors .OF++ i
SCIState SCI IDLE;
else
I
SCIState SCI_BUSY;
break;
case SC I SLEEP:
break;
detaul t :
I
break;
/* ......•...•..••..•...•. -- * /
/* -_ .. < MadCon main header file>'
file:
project:
developer:
company:
maln.h
MadCon
J.A. du Toit
University of Stellenbosch
2001/05/07 Iver.0.4.01:
2001/05/01 Iver.0.3.01:
,/
ë a fndef MASTER
#define MASTER
/: -_. . '-- ,/
#include "Me TYPES.h"
ë i nc i uoe "Me-ERR h"
/' -_. . ............................•.. -- * /
"define Me_PHASE_MAX 199
/* -_ ................................•......•......... . ............•.. -- * /
#define LED SEQ START
#define LED=SEQ=DID
#define LED_SEQ_GID
#define LED SEQ Me STATE
#define LED-SEQ-RESI
#define LED-SEQ-RES2
#define LED=SEQ=RES3
#define LED_SEQ_END
/* --' ..•. -_ * /
!fendif
/, -_ .. < ModCon main header file > .. __
file:
project:
developer:
company:
main.h
ModCon
J.A. du Toit
University of Stellenbosch
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2001/05/07 (ver.0.4.01:
Added enums for MCStage and MCState
2001/05/01 (ver.0.3.01:
./
#i f nde f slave
ë de f i ne slave
r- -_. . .......•......•..•..........•......•..•......•. ,-- */
Hinclude "Me TYPES. h"
Hinclude "Me-ERR hIt
/. --" ,., .•.. , •. , •. , •.. , • , , • , . -- * /
Hdefine Me_PHASE MAX 199
#define REF COUNT MAX
/. -_. , , •. , , • , .•..•• , , •.. , , ..•. , •. ,-- * /
#define LEO_SEQ_START
#define LED SEQ DID
#define LEO::SEQ::GIO
#define LED SEQ Me STATE
#define LEO-SEO-RESl
#define LEO::SEQ::RES2
#define LED SEQ RES3
#define LEO=SEQ=END
/' --" "",., . . •..........•......•......•......... -_ * /
Hendi f
/. .< Mcdeon assembly functions >.
file: F240_ASM.h
proJect: PEG code library
developer: J.A. du Toit
company: University of Stellenbosch
2001/05/08 (ver. 0.4. o r .
Replaced MC_Sin360 with Me_Sin(). Input is deg* lO, output is scaled +/-32767
2001/05/01 (ver,0.3.01:
* /
Hifndef f240 asrn
#define -F240 asm
/: --, ..... , , , , .. , -- '/
char GetlnfoChar{WORD Index):
WORD GetlnfoLength(voidli
/* -_. . •..........•...•..........•......•...... -- * 1
int MC_Sin(int);
/*
input is the angle in degrees* 10 (0-3S99)
returns an integer between -32767 and 32767
used for general fast sine calculations
No checking is done to verify the input angle./
int MC_Sin200(int);
/:
input is the angle in degrees (0-199)
returns an integer between -500 and 500
used primarily for PWM sine references
, /
int MC_IReffint);
/*
input is the angle in degrees (0-199)
returns an integer between -500 and 500
* /
float MC_SinF200 (inti;
/'
input is the angle in degrees (0-199)
returns a float between -1 and 1
used primarily for PWM sine references
* /
1* .....••........•...••..••...•..•...•...•.......•...•..•......••..•.. -- * 1
#endif
/* .< ModCon Communications header file ) .._-
file: MC COMS.h
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project: TMS320F240 library
developer: J.A. du Toit
company: University of Stellenbosch
2001/05/01 Iver.O.3.01,
'I
III fnde f Me COMS
#define _Me_COMS
I' -_.
hfdef _MC_SLAVE
IIincl ude "Me TYPES.h"
#endi f
hfdef MC MASTER
#include "Me_TYPES.h"
#endi f
I'
.... -- 'I
.................................. -- 'I
I' define standard control characters ' I
typedef enum
I
chNUL OxOD,
chDLE OxlO,
chSTX Ox02,
chETX Ox03,
chACK Ox06,
chCR OxOD,
chNAK oxi s.
chSYN Ox16,
chESC oxi a.
cnsor exec.
chEOF oxc i ,
chCE Ox7D
chRS2 32;
I' -- ..
#define SCI CMD MASK
#define SCI LENGTH MASK
#define SCI_RW_MASK
..-- 'I
31
13«51
(1«7 )
II lxi SCI CMD MASK I » o:
II lxi SCI-LENGTH MASK) » 5)
II (x ) & SCI=RVI_MASKI » 7 )
II (x ) « 7) I I ly) « 51 I I I z I « o) I
#define SCI GET CMD FIELD t x l
#define SCI_GET_LENGTH_FIELDlxl
#define SCI_GET_RW_FIELDlx)
#define CMD(x, y, z)
1* de fine ho 5 t commands .. I
t ypede f enum
I
/* Command
CMD NULL
CMD SHUTDOWN
CMD_START
CMD_STOP
CMD_SLEEP
CMD_WAKE
CMD SYNC
CMD_RD_STATE
CMD RD STAGE
CMD RD_WDS
CMD RD WPS
CMD RD_VlID
CMD WR WDS
CMD_WR_VlPS
CMD_VlR_WID
CMD RD INFO CNT
CMD_ RD_ INFO _ STR
CMD_ RD_WADS
CMD_WR_WADS
CMD_RD_REF
CMO WR REF
CMO WR RE F SNOS
CMO_RD_MEAS
CMD DACQ SINGLE
CMO-OACQ-SELECT
CMD_SET TIME
CMO_CALC_CRC
TComsCmd;
ë unde f CMO
I' -_.
Re t Pk t , Length, CMD ID * I
CMD(O, 0, axOO1-; I' NULL command for testing purposes II ' I
CMDIO, 0, nx o i ) , I' shutdown target system I) , I
CMOID, 0, Ox021, I' start target II ' I
CMDIO, 0, Ox031, I' stop target II ' I
CMD(O, 0, Ox04J , I' target enter sleep mode I) , I
CMOIO, 0, OxD51, I' wake target after sleep II ' I
CMDIO, 0, ax06) , I' synchronize target II ' I
CMDIl, 0, OxDl I, 1* read target state II ' I
CMOIl, 0, Ox021, I' read target stage II ' I
CMDIl, 1, Oxl o r , I' read word from data space (addr A) • I
CMDIl, 1, Oxll) , /: read word from program space (addr AI • I
CMOIl, 1, Ox121, 1* read word from IlO space laddr AI ' /
CMOIO, 2, ox i o i , /, write word to data space (addr A, data DI 'I
CMOIO, 2, Ox Ll ) , I' write word to program space (addr A, data D) ·/
CMDIO, 2, Ox12 I, I' write word to IlO space laddr A, data DI ' I
CMDIl, 0, Oxa3) , I' get number of info lines II ' I
CMOI1, 1, Ox03) , I' read info string (str nl ' I
CMOIl, 2, Ox13) , I' read word array from data space laddr A, length nJ ' I
CMOIO, 3, Ox131, 1* write word array to data space (length n, addr A, datal) I ' /
CMDI1, 1, Ox l ê ) , 1* read reference (ref nl * I
CMDIO, 2, Ox18) , 1* write reference (ref n , data Dl ' I
CMOIO, 2, Ox191, 1* write reference with bounds check (ref n, data Dl ' I
CMDIl, 1, Ox191, 1* read measurement (mea s nl ' I
CMDIO, 0, axIAl, I' single data acquisition ' I
CMOIO, 3, axIAl, I' select number and sources for capture IDatal ) I ' I
CMDIO, 2, Ox07) , I' set timer tick count (timer L, timer Hl ' I
CMOIl, 2, Ox031 1* calc and return CRC (addr A, length nl ' I
............... -- 'I
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#ifdef PEC_WORKSHOP
t ypede f s t r uc t
1
Int Cmd;
char Name( 20J ;
char Description[ 40] ;
char Parameters[ 20] ;
WORD Flags;
'I'Cmd Ln fo :
#deflne MODCON_CMD_INFO_NUMBER 27
#define CMD~INFD_AVAIL OxOl
canst TCmdlnfo ModConCmdlnfo( MODCON CMD INFO_NUMBER)
CMD_NULL,
CMD_SHUTDOWN,
CMD_START,
CMD_STOP,
CMD_SLEEP,
CMD_WAKE,
CMD SYNC,
CMO-RD STATE,
CMO=RD=STAGE,
CMD_RD _WDS,
CMD RD WPS,
CMO=RO=WIO,
CMD_WR_WDS,
CMD_WR_WPS,
CMD_WR_lOlO,
CMD RD INFO CNT,
CMD=RD=INFO =STR,
CMD_RD_WADS,
CMD_WR_WADS,
CMD_RD_REF,
CMD_WR_REf,
CMD_WR_REF _BNDS,
CMD_RD_MEAS,
CMD DACQ SINGLE,
CMD=DACQ=SELECT,
CMD_SET_TIME,
CMD_CALC _CRC,
) ;
#endi f
"CMD NULL",
"CMD-SHUTDOWN" ,
"CMD=START" ,
"CMD STOP",
"CMD=SLEEP" ,
"CMD WAKE" I
"CMD=SYNC" ,
"CMD RD STATE" I
"CMD - RD -STAGE",
"CMD-RD-WDS" ,
"CMO-RO-WPS",
"CMO-RO-WIO",
"CMD-WR -WDS",
"CMD=WR=WPS",
"CMD NR WIO",
"CMD- RD- INFO CNT",
"CMD- RD- INFO -STR",
"CMD=RD=WADS",
"CMD WR WADS",
"CMD=RD=REF",
"CMD WR REF",
"CMD-WR-REF BNDS",
"CMD- RD-MEAS",
"CMD-DACQ SINGLE",
"CMD-DACQ-SELECT" ,
"CMD-SET TIME",
"CMD=CALC_CRC" ,
"NULL" f
"Shutdown device",
"Start operation",
"Stop operation",
"Enter sleep mode" I
"Wake from sleep",
"Synchronize timing",
"Read target state",
"Read target stage",
"Read word from data space",
"Read word from program space",
"Read word from ra space",
"Wri te word to data space",
"Write word to program space",
"Wri te word to ro space",
"Read number of info lines",
"addr",
"add r " ,
"addr",
"addr, data",
"addr, data",
"add r , data",
"Read info line", "num" ,
"Read word array from data space",
"Wri te word array to data space",
"Read reference",
"addr, num",
"num, a dd r , datal J ",
"num" ,
"Write reference", "num, data",
"Write reference with bound check", "num, data",
"Read measurement", "num" f
"Perform single data acquisition",
"Select channels for acquisi tion", "data[ 1 ",
"Set target time" f "data_I, data_h" f
"Calculate CRC of block", "a ddr , num",
/* , , _- */
Define return packet data types
This 3 bit code is combined with the length parameter (5 bits) to form the
packet info field. The length parameter includes only the data field.
, I
#define DESC_DATA_LENGTH_MASK 10x1F)
#define DESC DATA TYPE MASK 10xEO)- - -
#define DATA_TYPE_CONTROL (0«5)
#define DATA TYPE -INT ARRAY [1«5)
#define DATA_TYPE_UINT _ARRAY 12«5)
#define DATA_TYPE_CHAR _ARRAY 13«5)
#define DATA_TYPE_FLOAT_ARRAY 14«5)
#define DATA_TYPE_MEAS_ARRAY 15«5)
#define DATA TYPE RESO 16«5)
#define DATA_TYPE_REJECT (7«5)
/>
I' control codes * /
I' int array * /
I' unsigned int array , I
I' character array * /
I' float array * /
I' measurements (reserve) , I
I' reserve * /
I' reject command * /
.......................... -- '/
/~ define target to host packet indexes */
#define TH PKT HID INDEX 0- - -
#define TH PKT TID INDEX- - -
#define TH_PKT_DESC_INDEX
#define TH_PKT_DATAO_INDEX
#define TH_PKT_NUM_OF_HEADER_BYTES
#define TH_PKT_NUM_CONTROL_BYTES
I' -_.
#endi f
ITH_PKT_HID_INDEX + 1)
(TH PKT TID INDEX + 1)
ITH-PKT-DESC INDEX + 1)
3 - - -
ITH_PKT_NUM_OF_HEADER_BYTES + 1)
..-- 'I
__ .. < Modeon SCI library header file >.
file: MC_DACQ.h
proj ect: Data acquis i tion for Modeon
developer: J.A. du Toit
company: University of Stellenbosch
2001/11/26 IveLO.l.O)
• I
#ifndef _MC_DACQ
#define _MC_DACQ
I' -_.
CMD-INFO AVAIL ) ,
CMD-INFO_AVAIL ) ,
CMD-INFO AVAIL ) ,
CMD INFO_AVAIL ) ,
) ,
) ,
CMD-INFO_AVAIL ) ,
CMD-INFO AVAIL ) ,CMD-INFO-AVAIL ) ,
CMD-INFO_AVAIL ) ,
0 ) ,
) ,
CMD-INFO AVAIL ) ,
0 ) ,
) ,
CMD-INFO AVAIL ) ,
CMD-INFO AVAIL ) ,
CMD-INFO AVAIL ) ,
0 ) ,
CMD-INFO AVAIL ) ,
CMD-INFO AVAIL ) ,
CMD-INFO AVAIL ) ,
0 ) ,
CMD-INFO AVAIL ) ,
CMD-INFO AVAIL } ,
0 ) ,
CMD-INFO_AVAIL }
page 179
Stellenbosch University http://scholar.sun.ac.za
Development and analysis of a distributed control strategy for power electronic converters
#include "Me_TYPES.h"
I' --'
"define DACQ START
Hdeflne DACQ=START_TRIG
#define DACQ_BUSY
Hdefine DACQ_SRC_MAXNUM
IIde fine DACQ ADDR START
Hdefine DACQ=ADDR=END
l° --'
extern int Dacqf'Laq s r
extern int DacqSrcCnt;
extern int ...DacqDst;
extern int DacqSrc{ ) ;
l° --'
•••••••••••• 0 •• 0 •• 0 ••• 0 ••• 0 0 •• 00 •• 0 •• 0 0 • 00 •• 0 0 •• 0 __ • I
11«01
(1« 1)
11«21
16
(int .. ) OxBOOO
lint ° I 10xCOOO-DACQ_SRC_MAXNUMI
........................................................ -- .. /
int i;
static inline void DoDACQ(voidl
I
• 0 ••• 0 ••• 0 •• 0 ••• -- • I
/* check if busy'" I
if IDacqFlags & DACQ_BUSYI
I
for (i::O; i<DacqSrcCnt; i++) .. DacqDst++ = ... (int*) (DacqSrd ij );
if (DacqDst > DACQ_ADDR_END) DacqFlags &= ~DACQ_BUSY;
/'" check if start flag is set .../
else if ((DacqFlags & (DACQ STARTtDACQ_START TRIG))
I
/: clear start flag and set busy f Le q" /
OacqFlags = DACQ_BUSY;
IDACQ_START I DACQ_START TRIGI I
; .. point to start of DACQ storage space' /
DacqDst ~ DACQ_ADDR_START;
l°
nendif
· . -- * /
/. . < Medeon EPLD header file>·
file: MC_EPLD.h
project: TMS320F240 library
developer: J.A. du Toit
company: University of Stellenbosch
°l
2001/04/24 Iver.0.3.01:
Modified led control flags to sync with epld version
n lfnde f _MC_EPLD
Ifde fine Me EPLD
lo -_ ..
#include <ioports .h>
lo -_.
typedef enum
I
CB_SCI_BYPASS
CB REF SYNC ENA_ _ _
CB_CLR POPINT SRC
CB_SYNC_ENA
CB_BREAK_ENA
CB_1GBT _ERR_ENA
CB_OC_ENA
TEpldCon trolBi t;
typedef enum
I
SB_L1NE_BREAK
SB_LEM_OC
SB ERR_TOPO
SB=ERR_BOTO
SB ERR TOPI
SB=ERR=BOTI
TEpldStatusBit;
· . -- • I
· .-- • I
1«0,
1«1,
1«2,
1« 3,
1« 4,
1«5,
1«6
1«0,
1«1,
1«2,
1«3,
1«4,
1« 5
nifdef MC MASTER
#definë EPLD CONTROL WAIT SYNC CLR
Hdefine EPLD=CONTROL=WAIT=SYNC=OONE
Hdefine EPLD_CONTROL_RUN
Hdefine EPLD_CONTROL_SHUTOOWN
#endi f
ICB CLR POPINT SRC ICB SYNC ENA)
ICB-CLR-PDPINT-SRCICB-SYNC-ENAICB_BREAK_ENAI
ICB-SYNë ENAICB BREAK-ENAI-
ICB=SCI_BYPASSI- _
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#i fdet Me SLAVE
#define EPLO CONTROL WAIT SYNC CLR
Hdefine EPLO=CONTROL=WAIT=SYNC=OONE
#deflne EPLO_CONTROL_RUN
ICB CLR POPINT SRCI
ICB-CLR-PDPINT-SRCICB SYNC ENAICB BREAK ENAICB DC ENAICB IGBT ERR ENAI
ICB=SYNC_ENAICB_BREAK=ENAICB_OC_ENAICB_IGBT_ERR_ENAI _ _ _
ICB_SCI_BYPASSI#define EPLO_CONTROL_SHUTDOWN
#endi f
/. -_. . -- ,/
typedef enum
I
EPLD_CONTROL OxO.
EPLD_VERSION Ox1.
EPLO TID Ox2,
EPLD LEOS Ox3.
EPLO - LEOO Ox4 I
EPLD=LED1 Ox5.
EPLD LED2 Ox6.
EPLO - LED3 Ox7 I
EPLO_DACO Ox8,
EPLD DAC1 Ox9.
EPLO DAC2 OxA,
EPLD=DAC3 OxB
TEpldRegister;
/. -_ ... . .. -- ...I
typedef enum
(
LED_FLASH
LED_OFF
LED DIMM
LED ON
LED SCI
OxO.
ox i ,
Ox2.
Ox3,
Ox4
TLedState;
/. -_. . ..-- ./
s t a t i c i nLi ne void EPLD_RegWritelTEpldRegister addr, int data)
I
outport (addr, data);
/' .••..•. -- * I
statie inline int EPLD_RegRead (TEpldRegister addrl
/* read a value from the EPLO (bytel */
int ret;
inport(addr, &ret);
return (ret & OxFF);
/: . .••..•..........•...•...•...•...•......•..... -- * /
#endi f
/, .< PEG code library error definitions > .. _-
file:
proj ect:
developer:
company:
MC ERR.h
PEG code library
J.A. du Toit
University of Stellenbosch
2001/05/01 (ve r . 0 .1. 0) :
./
HifndeE MC ERR
#define _Me_ERR
1* -_. . -- ./
typedef enum
(
1* Mise * I
ERR_NONE
ERR_HOST_REQ
ERR_LIB _VER
ERR_END_OF_CODE
OxlO,
oxi i ,
Ox12,
Ox13.
1* Timing'" I
ERR_WDT_TRIP
ERR ILL ADDR
Ox22,
Ox23.
Ox24.ERR=SCI_NR_TIMEOUT
1* Current * I
ERR DC AC HARD
ERR_OC_AC_SOFT
Ox3l,
Ox32,
II> Vol tage • I
ERR DV DC Ox4l,
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ERR_OV_AC Ox42,
/. Temperature + /
ERR_OT _PCB Ox51,
ERR_OT _HS Ox 52 ,
/. stage timing ./
ERR_STAGE _ SYNC Ox61,
ERR _ INV STAGE Ox62,
ERR SYNC LOST Ox63,
IT 1GBT status" /
ERR IGBT GROUP Ox70,
Ox71,
Ox72,
Ox74,
Ox78,
ERR-IGBT_TOPO
ERR-IGBT 8OTO
ERR IGBT_TOPI
ERR-IGBT_80Tl
/" line s t a tus > /
ERR_BREAK_DET
ERR_INV _PDPINT _SRC
ERR SC I BREAK DET
Ox81,
Ox82,
oxe s.
j* power supply */
ERR_OC_PSUP
ERR _OV_PSUP
Ox91,
Ox92,
/* undefined * I
ERR_UNDEF OxFF
TF240Error;
/. -_. • ••••••••••••••••••••••• -- + /
Hendi f
. < xooccn library header file>'
file: Me LIB.h
proJect: TMS320F240 library
developer: J.A. du Toit
company: University of Stellenbosch
2001/07/12 (ver.0.5.01:
Added valid address checking function for data space
2001/05/01 (ver.0.3.21:
./
#ifndef _MC_LIB
#define Me Lrs
/+ -_. • ••••••••••••••••••• -- + /
Hinel ude "Me _TYPES. h"
#include "Me ERR h"
/+ - - " " " " " " .................................... -- * I
Hdefine SYSCLK FREQ ((long) 10000000)
#define ADC_MAX_ENTRIES 8
/. --' ......•..••.. -- + /
typede f enum
(
OPSTATE UNDEF,
OPSTATE=NORM_RUN,
OPSTATE_NORM_IDLE,
OPSTATE TIMEOUT IDLE.
OPSTATE=SYNC_LOST,
OPSTATE SHUTDOWN,
OPSTATE-SLEEP,
OPSTATE-TIFLSH,
OPSTATE=WAIT_SYNC_LOCK,
OPSTATE_WAIT_STAGE_SYNC
TOpState;
/+ -_ ..............• • ••••••••••...•.•••...•••••••••••••••••.. -- + /
t ypede f enum
(
OPSTAGE_STAGEO 0,
OPSTAGE STAGEI I,
OPSTAGE=STAGE2 2,
OPSTAGE_STAGE3 3,
OPSTAGE_SYNC_LOCK 4,
OPSTAGE_STAGE_SYNC 5
TOpStage;
f+ -_ .... ••••••••••••••••••••••••• -- + /
Hdefine INFO_COUNT_MAX
Hdefine INFO_SLENGTH_MAX
Hdefine INfO START ADDR
Hdefine INFO LENGTH ADDR
62
32
(WORD) Ox8000
INFO _ START _ADDR
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Ifdefine INFO -COUNT_ADDR
IIdefine INFO -INDEX ADDR
Ifdef ine INFO -TABLE ADDR
Hdefine Tl PERIOD NOM
#de fine Tl PERIOD MAX
ifdefine Tl PERIOD MIN
IIdefine SYNC -LOCK -TIMEOUT
INFO LENGTH ADDR+ 1
INFO =COUNT_AnDR+l
INFO _ INDEX _ ADDR + 2* INFO COUNT MAX
1000
1001
999
10
/0 __ . .• ,, __ * 1
void Me Init(void);
void MC~Shutdown(int InitError);
void PWM lni t (void) ;
void CAP=Init(void);
void EPLD_LEDSpin(int Speed);
1* -_ .. ....•..••..••..•..••..•......•.. -- * 1
static inline int IsValidDSAddr (void * addrl
I
check if given address is a valid F240 data space address
invalid blocks are :
I IJ Ox0800 to Ox6FFF
12J Ox7800 to Ox7FFF
Any access to the above blocks will cause an invalid address reset state
if (addr < (void*) Ox0800) return TRUEi
else if (addr >= (void*)Ox800Q) return TRUE;
else if ((addr >= (void*) Ox700Q) && (addr < (void*) Qx7800)) return TRUE;
else return FALSE;
,, __ * 1
!lendi f
.< xoccon PWM reference header file>'
file:
project:
developer:
company:
MC PWM.h
Data acquisition for ModCon
J.A. du Toit
University of Stellenbosch
2001111/29 Iver.O.l.OI
hfndef _MC_PWM
#define _MC_PWM
1* __ . . .•...•......•...•...••..•...•...•....... __ * 1
#include "MC_TYPES. h"
I' __. .• __ * 1
typede f enum
I
PWM REF 50,
PWM -REF - S IN_OL,
PWM REF SIN IREG,
PWM-REF-SINSQR OL,
PWM-REF-SINSQR-IREG
TRefType;- -
1* __ . . ....•... __ * 1
extern int MeasVdcb[ 1 ;
ex tern int MeasVou t[ 1 ;
extern int MeasIout[ 1 ;
extern int Refl I ;
extern int MCPhase;
1* __ . ....••...•..••...•..•...••..••..••..•...•.. __ * 1
static inline void DoPWM(void)
I
int IRef;
int Sine;
int PWMOdc;
int PWMldc;
int PWMRef;
sw i t ch (Re f] 31 I
I
case PWMREF SIN OL:
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IRef = Me Sin200 IMePhase);
IRef = Illong)IRef' Ilong)ReflO)» 16;
PWMRef = IRef;
break;
case PWM_REF _SIN _IREG:
IRef = MC_Sin200(MCPhase);
IRef = IllonglIRef' Ilong)Ref{OII» 16;
PWMRef "" Re fl Ll " (IRef - Measlout( IJ + Ox200) i
break;
case PWM_REF_SINSQR_OL:
IRef = Me IRefIMCPhase);
IRef = Iliong) IRef' !long) Ref{ 0) » 16;
PWMRef = IRef;
break;
case PWM_REF_SINSQR_IREG:
IRef = MC IRef IMCPhase);
IRef = Illong)IRef' IlongIRef{O)» 16;
PWMRef = Ref{ 11' IIRef - Measlout{ 1) + Ox200);
break;
de f a u I t:
(
IRef 0;
PWMRef = 0;
break;
I" check for overflow" /
if IPWMRef > 500) PWMRef = 500;
if IPWMRef < -500) PWMRef = -500;
/ .. distribute zero states" /
PWMOdc 500 - PWMRef;
PWMldc = 500 + PWMRef;
/. write duty cycles to double buffers */
iaCMPR2 PW!'10dc;
iaCMPRl "" PWMldc;
................................ -- ./
#lendi f
.< ModCon SCI library header file>" _-
file: MC SCI.h
project: TMS320F240 library
developer: J.A. du Toit
company: University of Stellenbosch
2001/07/03 Iver.0.5.0)
2001/05/01 Iver.0.3.0)
• 1
Hi f nde f _MC_SCI
Hdefine _Me_SCI
/. -_. . -- * /
tt incl ude "Me TYPES. h"
#include "Me COMS.h"
#include "F240REGS.h"
Hinclude "Me LIB.h"
I' -_. . . . . . . . . .. . -- ./
#define TI FLASH COUNT MAX 256
Hdefine SCI_NUM_OF_DATA_BYTES
Hdefine SCI NUM OF CONTROL BYTES- - - -
32 /* 32 bytes of data '* /
/'* CRC, TID, CMD or CRC. TID HID, DESC '* /
Hdefine SCI_BUFF_LENGTH ISCI_NUM_OF_CONTROL_BYTES + SCI_NUM_OF_DATA_BYTES)
Hdefine SCI WDT COUNT MAX_ _ _ 25000 /'* 25000 '* 200us steps => Ss
/* SCI receiver circular buffer */
Hdefine SCI_RXBUFF_MASK
Hdefine SCI RXBUFF LENGTH
OxOF
ISCI_ RXBUFF _MASK+l)
/* 2"n-l * /
/* must be 2"n, n>2 .../
Hdefine HID Ox7F /* Host ID (recipient of transmitted packets) */
/" --' ....... -- .. /
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lO define extended packet lengths'" /
Hdefine SCI CMD LENGTH 0 3
Hdefine SCI=CMD=DWNUM_O 0
Hdefine SCI CMD LENGTH 1
Udefine scr=cMo=OWNUM_l
Hdefine SCI_CMD LENGTH_2
Hdefine SCI_CMD=OWNUM_2
ëoe r ine SCI_CMD_LENGTH_3
;* define receive buffer indexes ~ I
Hdeflne SCI BUFF TID INDEX
#define scr=BUFF=CMO=INDEX
ëde f i ne SCI_BUFF_DATAO_INDEX
ece r me SCI_BUFF_DATA1_INDEX
#define SCI BUFF OLEN INDEX- - -
l° ......... -- • I
IT SCI state machines +/
typede f enum
{
SCI TX IDLE,
SCI=TX=DBUFF,
SCI TX BUSY,
SCI=TX=BUSY_CE,
SC I TX BLCCK,
SCI=TX=BOF,
SCI_TX_EOF
TsciTxState;
typedef enum
{
SCI_IDLE,
SCI_BUSY,
SCI_BUSY_CE,
SCI_EOF,
SCI SLEEP,
SCI-BYPASS,
SCI=BLOCK
TsciState;
1° --. . . . ....................•.............. -- • I
#de fine TARGET NO
Hdefine TARGET_ONLY
Hdefine TARGET GROUP
#define TARGET ALL
OxOO
OxOl
Ox02
Ox04
l° -_ . ...........................•....... -- ° I
void SCI_Init (TbaudRate baud);
inline int SCI_CheckTID(int ID);
int SCI_SendlnfoLine(WORD Line);
int SCI SendWA(int "'data, int num, int sign);
int SCI=SendCA(char *data, WORD num);
void ser ProcessRxBytes(int Num);
int SCI_ProcessPkt(void);
int SCI -ProcessCmdO (TComsCmd CMD) ;
int SCI -ProcessCmdl(TComsCmd CMD, WORD data) ;
int SCI -ProcessCmd2 (TComsCmd CMD, WORD dataO, WORD datal) i
lnt SCI -ProcessCmd3(TComsCmd CMD, BYTE DLength, char +de t el ,
I· -_. .. -- • I
static inline void SCI_AddRxCharfchar datal
{
extern WORD iRxln;
extern WORD iRxOut;
extern char RxBuff[ 1 ;
extern TSCIErrors SCIErrors ;
extern TsciState SCIState;
/* add character to SCI Rx buffer, checking for overflow * /
if ((iRxln-iRxOut+l) & SCI_RXBUFF_MASK)
{
iRxln = (iRxln+l) & SCI RXBUFF MASK;
RxBuffl iRxln] = data; _ _
else
{
/* Log error if SCI State not seiEOF * /
if (SCIState != SCI_EOF) SCIErrorS.RxOF++i
I' ..............•...............•......•....... -- * /
static inline int SCI_AddChar (char data)
{
extern char SCIBuffil ;
extern WORD iBuffln;
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extern int SCI_CRC:
1+ add character to SC! buffer, checking for ove r f Low v /
if liBuffIn < SCI_BUFF_LENGTH)
I
SCIBuff[ iBuffIn) = data;
iBuffIn++;
SCI CRC += data;
return TRUE;
else
I
return FALSE;
/: •••••••••••• -- 0 I
s t a t i c inline char SCI_GetRxChar (void)
I
1* get character from Rx buffer */
char data;
extern WORD iRxln;
extern WORD iRxOut;
extern TSCIErrors sc rar ror s ,
extern char RxBuff[ 1 ;
/* check if data available, else return chBOF + /
if (iRxln != iRxOut)
I
iRxOut (iRxOut+l1 &. SCI_RXBUFF_MASK;
data RxBuff[ iRxOutl ;
else
I
data = chBOF;
1* log error * I
sc rer ro r s .RxUR++;
return data;
I' •••• -- 0 I
statie inline int SCI_GetRxNum(void)
I
extern WORD iRxln;
extern WORD iRxOut;
/. read number of new chars in SCI RX buffer *1
int Num;
1+ asm (" CLRC INTM" 1 ;* /
Num = (iRxln-iRxOutl & SCI_RXBUFF_MASK;
/* asm (" SETC INTM");* /
return Num;
lo ..... __ 0 I
static inline void SCI_SendChar (char data)
I
extern TsciTxState SCITxState;
extern char SCITxDBuff;
j* write to SCITXBUFF if empty, else write to dbuff and signal */
if ISCITxState == SCI_TX_IDLE)
I
j* check if SCITXBUF is empty * j
if liaSCICTL2 & TXRDY)
I
iaSCITXBUF = data;
else
I
j* store in double buffer and signal *j
SCITxDBuff data;
SCITxState = SCI_TX_DBUFF;
lo ........................................ -- ." /
static inline void SCI DoRx(void)
WORD tmpSCIRXST = iaSCIRXST;
extern WORDSCIWDTcnt;
extern TSCIErrors SCIErrors;
char SCIRxD;
tmpSCIRXST = iaSCIRXST;
j* check for receive errors */
i f I tmpSCIRXST & RXERROR)
I
Hifdef MC MASTER
j* check for break detect => shutdown'" /
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if (tmpSCIRXST & RXERROR_BRKDTJ MC_Shutdown (ERR_SCI_BREAK_DETJ:
Hendit
/+ reset SCI (SCI Software Reset: hi, low, hi) .. /
ia5CICTLl defSCICTLlr;
iaSCICTLl defSCICTLl:
SCIErrors.SCI++;
J
j* check for new data" I
else if Itmp5CIRXST (. RXRDY)
I
/ .. new data in input SCIRX buffer, clear SCI watchdog timer" /
SCIWDTcnt = 0:
/ .. read, store and send the SCI data" /
SCIRxD = iaSCIRXBUF & OxFF:
SCISendehar {SCIRxDI ;
SCI=AddRxChar (SCIRxDJ:
/. . ..... -- .. /
static inline void SCI_DoTx (void)
extern Tsci TxState SCITxState;
extern TsciState SCIState:
extern char SCITxDBuff:
extern char SCIBuff[ J :
extern WORD iBuffOut;
extern WORD nBuffOut;
char SCITxD;
/" check if the transmit buffer is ready to receive new de ta > /
if (iaSCICTL2 & TXRDYJ
I
switch (SCITxState)
case SCI TX rOLE:
I - -
break;
case SCI TX DBUFF:
1* send data in Tx double buffer * I
iaSCITXBUF SCITxDBuff:
SCITxState SCI_TX_IDLE:
break;
case SCI TX BOF:
1* send BOF character and reset Buff index *1
iaSCITXBUF = chBOF;
iBuffOut = 0:
SCITxState SCI_TX_BUSY:
break;
case SCI_TX_EOF:
iaSCITXBUF chEOF:
SCITxState SCI TX IDLE:
SCIState SCI IDLE;
break;
case SCI_TX_BUSY:
SCITxO "" SCIBuff[ iBuffOut] &. OxFF;
1* check for control characters, CE, BOF and EOF *1
If «SCITxD == chCEI II (SCITxD == chBOFJ II (SCITxD
I
chEOFJ I
iaSCITXBUF chCE;
SCITxState SCI_TX_BUSY CE:
else
1* transmit character and check if end of frame r eacbed > I
iaSCITXBUF = SCITxD:
if {++iBuffOut := nBuffOutl
I
SCITxState SCI_TX_EOF:
break:
case SCI_TX_BUSY_CE:
I'" transmit character xor Ox20 '" I
SCITxD = SCIBuff[ iBuffOutJ & OxFF:
iaSCITXBUF = SCITxD'Ox20:
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1* check if end of frame r eacned > /
if (++iBuffOut ::;:: nBuffOut)
I
SCITx5tate SCI_TX_EOF:
else
SCITxState SCI_TX_BUSY:
brea k;
default:
I
break:
..-- ,/
static inline void SCI_DoComs(void)
.int; Num;
int i;
extern TsciState SC!State;
extern TsciTxState SCITxState;
/* check for new data in Rx buffer if transmitter state is Idle (unified Tx/Rx buffer) '"/
if IISCITxState ~~ SCI_TX_IDLEI II ISCITxState ~~ SCI_TX_DBUFFII
I
rIT get number of unread characters in Rx buffer'" /
Num = SCI_GetRxNum();
if INum>OI
I
/'" process new data'" /
SCI_ProcessRxBytes (Num);
j" check if EOF received" /
if (SCIState ~~ SCI_EOFI
(
SCI_ProcessPkt () ;
/, ............... -- ,/
statie inline int CalcCRC (char'" data, WORDnum)
I
/* this iteration calculates the checksum of data pointed to by data, length num * I
int i;
int CRC 0;
for (i=O; .ic num , i++) CRC +::z: datal il i
return CRC;
/, ...............•......•....... __ * /
static inline void SCI_BuffReset (void)
I
extern WORD iBuffln;
extern WORD iBuffOut;
extern WORD iRxln;
extern WORD iRxOut;
extern 'r s c i s t a t e SCIState;
extern Tsci TxState SCITxState;
asm (" SETC INTM");
iBuffln = 0;
iBuffOut "" 0;
iRxln = 0;
iRxOut = 0;
/* reset states and initialize all buffers * /
SCIState SCI IDLE:
SCITxState = SCI_TX_IDLE;
asm t " CLRC INTM") i
/' ........................................ -- ,/
Hendif
/' __ .. < ModCon Typaes file >, , __
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file: MC_TYPES.h
project: TMS320F240 library
developer: J.A. du Toit
company: um ve r s i t y of Stellenbosch
2001/05/01 (ver.0.2.01:
, /
#ifndef MC TYPES
ëde f i ne Me TYPES
/' -_. . ............•...•............................•......•......•.. -- * /
typedef int BYTE;
typedef unsigned long ULONG;
typedef unsigned int WORD;
t ypede f volatile unsigned int VWORD;
"define TRUE 1
"de fine FALSE 0
Hdefine pi 3.14159265
....................................... -- * /
/* struet that holds the runtime data for the extended integer-info package· /
typedef struet
I
int '"addr; /* address of data source· /
int data; /. last values stored * /
int max; /* maximum value stored + /
int min; /. minimum values stored'" /
long ace; /. accumulated value " /
WORD ent; /. number of samples accumulated " /
WORD entmax ; /" max number of accumulated values ' /
long timestamp; /. timestamp of last value * /
lnt control; /' control flags * I
int status; /. status flags ./
lnt CuelO; /. Packet ID for cued transmission ./
TlntOataEx;
/* ./
/* struct that holds the runtime data for the extended unsigned integer-info package */
typedef struct
I
int ...addr; /* address of data source * /
WORD data; /. last values stored'" /
WORD max; /* maximum value stored'" /
WORD min; /* minimum values stored'" /
long ace; /. accumulated value */
WORD ent; /* number of samples accurnu La t ed > /
WORD entmax; /* max number of accumulated values * /
long timestamp; /. timestamp of last value· /
int control: /. control flags */
int status; /* status flags'" /
int CueIO; /. Packet ID for cued transmission· /
TUIntDataEx;
/: -_. . .•...•...••..•......•...•. -- * /
#endi f
-.« MC asm assembly functions>'
file:
project:
developer:
company:
MC asm.asm
Module Controller (modeon)
J.A. du Toit
University of Stellenbosch
2001/05/08 (ver.0.5.01
Added MC_Sin routine
chNUL .set
chLF
chCR
.set
.set
10
13
reserve, add later
function int = MC Sin
input is the angle in degrees (0-359) in steps of O.ldeg
returns an integer between -32767 and 32767
used for general fast sine calculations
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.global _Me -SinMe -Sin:POPD '+
SAR ARO, ++
SAR ARI, .
SBRK
LALK Me - Sin Start
ADD
TBLR
LAeL
ADRK
MAR • ,ARI
SBRK
LAR ARO,' -
PSHD
RET
function int ~ Me Sin200
input is the angl~ in degrees (0-199)
returns an integer between -500 and 500
used primarily for PWMsine references
.global Me Sin200
Me Sin200~ -
POPD ... +
SAR ARO, '" +
SAR ARl,'"
SBRK
LALK Me -Sin200 -StartADD
TBLR
LAeL
ADRK
MAR • ,ARI
SBRK
LAR ARO,' -
PSHD
RET
function int ~ Me IRef
input is the angl;; in degrees (0-199)
returns an integer between -500 and 500
.global Me IRef
Me IRef:
POPD ...+
SAR ARO, '" +
SAR ARI,
SBRK
LALK Me IRef start
ADD
TBLR
LACL
ADRK
MAR "',ARl
SBRK
LAR ARO,*-
PSHD
RET
function float = MC_Sinf200
input is the angle in degrees (0-199)
returns a float between -1 and 1
used primarily for PWM sine references
»»»»»»»>not completed, do not use this function«««««««««
;.global Me SinF200
_MC_SinF200~ -
POPD '" +
SAR ARO, ..
SAR ARI,
SBRK
LALK Me -SinF200 StartADD ·,ITBLR
LAeL
MAR '+
ADDH
ADRK
MAR '" ,ARl
SBRK
LAR ARO,"'-
PSHD
RET
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function char = Get Into (WORD Index)
.global GetlnfoChar
_GetlnfoChar:
POPD • +
SAR ARO,· +
SAR ARI,
SBRK
RSXM
LALK Info Start
ADD
TBLR
LACL
ADRK
MAR • ,ARI
SBRK
LAR ARO,· -
PSHD
RET
function WORD = GetlnfoLength (void)
.global GetlnfoLength
_GetlnfoLength:
RSXM
LALK Info End
SBLK Info_Start
RET
Info_Start:
.byt e "%LibName ModCon.lib" , chNUL
.byte "%LibVersion 050" , chNUL
.byt e "%progName MadCon" , chNUL
.byte "j Pr oqve r s ion MedCon" , chNUL
.byte "'DID 0" , chNUL
.bvt e "%GID 0" , chNUL
.byte "¥'MeasO Vdcb" , chNUL
.byt e "'j,Measl vou t " , chNVL
·byte "%Meas2 lout" , chNUL
.byte "%Meas3 none", chNUL
.byte "%Meas4 none", chNUL
.byte "%MeasS none", chNUL
.byte "%Meas6 none" I chNUL
.byte "%Meas7 none" , chNUL
·byte "%Meas8 none" , chNUL
.byte "%Meas9 none" , chNUL
.byte "%MeaslO none" , chNUL
.byte "'tMeasll none" , chNUL
.byte "%Meas12 none" , chNUL
.byte "%Meas13 none" , chNUL
.byte "%Meas14 none", chNUL
.byt e "%Meas15 none" I chNUL
.byte "%RefO Reference scale" I chNUL
.byte "%Refl Iref proportional gain" , chNUL
.byte "%Ref2 Iref integration const" , chNUL
.byte "%Ref3 Reference type" , chNUL
.byte "%Ref4 none" , chNUL
.byte "%Ref5 none" , chNUL
.byt e "%Ref6 none", chNUL
.byte "%Ref7 none", chNUL
Info _End:
reserve, add later
MC_Sln_Start
MC_Sin200_Start:
.int
·int 16
.int -31
MC_SinF200_Start:
.float 0.0000000
.float -0.0627905
MC_IRef_Start:
.int
.int -31
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.end
-c F240 Reset vector >.
file: E"240 res.asm
project: Module Controller (madcon)
developer: J.A. du Toit
company: University of Stellenbosch
date: OB/OI/2001
version: 0.9.0
update 20/02/2001
.global c intO
define addresses
OP PFl ·set 224
SYSSR ·set 070lAh
RTICR ·set 07027h
WOCR ·set 07029h
CKCRO ·set 0702Bh
CKCRI ·set 0702Dh
WSGR ·set OFFFFh
OP BO .set
TBITS ·set OOOAh
TBITlS ·set OOOOh
added wait state generator initialization code
c environment entry point
page 1 of peripheral file (7000h/BOh)
System Module Status Register
RTl Control register
WD Control register
PLL Clock Control Register
PLL Clock Control Register 1
Wait State Generator register (in 110 space)
DARAM_BO da ta page
; code starts here (map to 40h for TI SCI bootloader)
CLRC CNF see Memory map. CNF=Q @ reset
SETC INTM
CLRC SXM
CLRC XF
SETC INTM disable interrupts
; set WSGR to 0 => address visibility and wait states to 0
LOP HOP BO
SPLK #0, -0 => no wait states and avis=O
OUT 0, WSGR
; Set OP to first peripheral file page, Ox7000-7f.
LOP HOP _PFl
; initialize WOT registers
SPLK #06Fh, WDCR clear WDFLAG, Disable WDT, set WDT for 1 second overflow (max)
SPLK #07h, RTlCR ; clear RTl Flag, set RTl for 1 second overflow (max)
; detect reset source
PORCHK: BIT SYSSR, TBITIS
BCND NOTPOR, NTC
; setup PLL, div/2, CPUCLK=20MHz, SYSCLK=lOMHz
SPLK HOOOlh, CKCRO
SPLK #006Bh, CKCRI
SPLK HOOBlh, CKCRO
LACC SYSSR ; clear status: POR, lLLADR WDTRST, SWRST
AND HOFFh
SACL SYSSR
; wait for PLL to lock
PLLCHK: BIT CKCRO, TBITS
BCNO PLLCHK, NTC
END
NOTPOR :
SPLK HOOBlh, CKCRO ; set SYSCLK to CPUCLK/2
END: c intO; jump to boot.asm for c environment initialization
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Appendix 0
PC software source
page 193
Stellenbosch University http://scholar.sun.ac.za
Development and analysis of a distributed control strategy for power electronic converters
D. PC software source
The code listed in the appendix is an excerpt from the client and server applications.
For brevity, only the header files of the relevant classes are shown.
Server code
typedef struet
I
DWORD 5vrCmd;
DWORD PktID'
DWORDSTimeout;
DWORD Flags,
TNPipeCnl Info i
/ / command to server (send packet, server control etc.)
/ / packet ID
/ / packet timeout on server
typedef enum
I
SEND TARGET PACKET,
NPI PE _REQ_ CLoSE,
NPIPE READ STATUS,
LINK READ STATUS,
SERVER_READ_STATUS,
LINK _DISCONNECT,
LINK CONNECT,
LINK=WRITE_SETTINGS,
LINK_READ _SETTINGS
TNPlpeCmd;
typedef struct
I
DWORD DataAvailable;
DWQRD P apeccnne c t ed ,
TNPlpeStatus;
//--------------------_--------_---------------------------------------------
class TNPipeServiceThreadObj
I
public TThread
private:
protected:
II mise
TPipe id Pipes;
BYTE PipeCount;
BYTE ActivePipe;
HANDLE "Ob j Hand l es ,
DWORD HandleCount;
AnsiString PipeName;
TNPipeStatus PipeStatusi
virtual void fastcall Execute () = 0,
virtual void oebugMessage (AnsiString Message) = 0,
virtual baal SendTargetFrame(BYTE Hand Le Ldx l = 0,
vlrtual baal SendPipeMessage(BYTE Handleldx, DWORD
virtual baal ReadP ipeMessage (DWORDPipeNum) = 0,
Flags, BYTE'" Pkt, DWORDNum) 0;
public:
TStatuslnfo ··Statuslnfoi
DWORDs t a t us In tocoun t ,
TMessageLog ·MessageLog;
fastcall TNPipeServiceThreadObj (baal CreateSuspended, DWORDAPipeCount 1 ;
fastcall virtual -TNPipeServiceThreadObj (void) i
I'
//---------------------------------------------------------------------------
#endi f
//---------------------------------------------------------------------------
#ifndef ModCon232ServiceThreadH
Udefine ModCon232ServiceThreadH
//---------------------------------------------------------------------------
"include <Classes. hpp>
Upragma hdrstop
#include "NPipeServiceThreadObj .h"
#include "Comport.h"
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#include "Pipe.h"
"include "EventTimer . hot
"include "ModCon.h"
#include "ModCon232Sta tus. hOI
//#include "FIFD.h"
//---------------------------------------------------------------------------
ftde f i ne OBJIDX -WAIT -TIMER
#define OBJIDX -COM -EVENT OBJIDX -WAIT_TIMER + 1
Hdet ine OBJIDX -COM - READ OBJIDX -COM EVENT + 1
#det i ne OBJIDX -COM -WRITE OBJIDX -COM READ + 1
#define OBJIDX -PIPE - START OBJIDX -COM_WRITE + 1
Hdefine MAX -PACKET -SIZE 32 + 2
Itdefine RETRY _eNT _MAX
//---------------------------------------------------------------------------
class TModCon232ServiceThread : public TNPipeServiceThreadObj
I
private:
BYTE HID;
int ge t r ycnt ,
// mise
TComPort *ComPort;
TEventTimer *Timer;
DWORDPipeBufferSize;
BYTE' PktBuff;
BYTE MaxPktSize;
int ComPortNum;
boo I ReadPipeMessage (DWORDPd peNuml r
DWORD EncodeTargetFrame(BYTE *InBuffer, BYTE *OutBuffer, DWORD Num);
bool DecodeTargetFrame (BYTE* Buffer, DWQRDNum);
boo I CancelMessage (BYTE Handleldx, bool SendNACK);
protected:
void fasteall Execute ();
virtual void DebugMessage (AnsiString Message);
virtual boo I Send'ï'e r qe t Er ame (BYTE Handleldx);
virtual bool SendNextTargetFrame(void);
virtual bool RetrySendTargetFrarne(void);
virtual bool SendPipeMessage (BYTE Handleldx, DWORDFlags, BYTE * Pkt, DWORDNum);
public:
fastcall TModCon232ServiceThread(bool CreateSuspended, DWORDAPipeCount);
fastcall virtual ~TModCon232ServiceThread(void);
void UpdateStatus (void);
TModCon232StatusFrarne * StatusDisplay;
I;
//---------------------------------------------------------------------------
#endif
//---------------------------------------------------------------------------
ë i fndef CornPortH
ItdefIne CornPortH
//---------------------------------------------------------------------------
ë i nc Iude <windows.h>
IIpragma hdrstop
IIinclude " .. \ ModCon. I00\ Shared\ Source\ MC_COMS.h"
lIinclude "PWError.h"
//---------------------------------------------------------------------------
typedef s t ruc t
I
AnsiString PortName;
DWORDBaudRa te;
TCornPortSet tings;
class TComPort
I
private:
DWORDReadBufferSize;
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DWORD WriteBufferSize;
protected:
public:
boo I ComPortOpen;
boo I PendingRead;
baal PendingWrite;
bool PendingEvent;
DWORD Status;
DWORD EventMask;
DWORD BytesToWr i te;
DWORDBytesRead;
II read and write buffers
BYTE NumOfBuffers;
BYTE ··WriteBuffer;
DWORD + NumOfBytes;
BYTE ·ReadBuffer;
DWORD • NumOfRetPackets;
II handle to comport
HANDLE Handle;
TComPortSettings PortSettings;
IJ event objects and overlapped structures used for overlapped I/O
HANDLEEventEvHandle;
HANDLE ReadEvHandle;
HANDLE WriteEvHandle;
OVERLAPPED Eve n t.Ove r Lap ,
OVERLAPPED ReadOverlap;
OVERLAPPED WriteOverlap;
/ / constructor and destructor
TComPort(BYTE ANumOfBuffers) throw (EPWError);
-TComPort (void);
I I comport r ead/wr Lt e functions
bool ReceiveBuffer (void) throw (EPWError);
bool TransmitBuffer(BYTE Idx) throw (EPWError);
bool Close(void) throw (EPWError);
baal Open (void) throw (EPWError);
enum TStatusFlags
I
COMTRX IDLE,
COM-TRX-WAlT ACK,
COM=TRX=WAl T=REC,
COM_TRX_WAlT_ECHO REC,
COM_TRX_WAIT_ECHO~
I;
I;
Client code
11---------------------------------------------------------------------------
#ifndef ClientObjH
#define ClientObjH
#include <vcl.h>
class TClientObj;
II define event types
typedef void fastcall
typedef void fastcall
typedef void fastcall
typedef void _fastcall
_closure * TNewFloatOataEvent) (TClientObj * Client, double * Data, int Num);
closure * TNewIntOataEvent) (TClientObj *Client, int * Data, int Num);
=closure * TNewStringOataEvent) (TClientObj * Client, AnsiString String);
closure *TErrorEvent) (TClientObj *Client, DWORDFlags);
11- ------------------------- ---------------------- --------------- ------------
class TClientObj
I
private:
TNewFloa tDa taEven t FOnFloa tOa ta;
TNewlntOataEvent FOnlntData;
TNewSt r ingOa taEven t ronSt r ingDa ta;
TErrorEvent FOnEr::-or;
protected:
public:
II mise
int Type:
AnsiString Name;
II constructor and destructor
TClientObj (void);
virtual -TClientObj(void);
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// add data to model
v r r t ua I vo i d AddData (double Data);
vlrtual vOld AddData{int Data);
v i r t u a I void AddData (double'" DataArray, int Num);
virtual void AddData (int .. DataArray, int Num);
virtual void AddData (AnsiString String);
v i r t ua I void AddError (OWORD Flags);
// load and save model info
virtual baal Load(TStream *InStream);
vlrtual baal 5ave(TStream ·OutStrearn);
1/ add events
_property TNewFloatDataEvent OnFloatData = {read=FOnFloatData, wr Lt ee rcn r Io e t na t.ej ;
_property TNewlntDataEvent OnlntData = {read=FOnlntData, write=FOnlntData};
_property TNewStringDataEvent OnStringData = ( read=FOnStringData, write=FDnStringData);
_property TErrorEvent CnError ""{ read=FOnError I wri teeronz rrorj ;
} ;
//---------------------------------------------------------------------------
Uendif//---------------------------------------------------------------------------
U ifndef ComChannelObj H
#define ComChannelObjH
//---------------------------------------------------------------------------
# include ..\McdCon. 100\ Shared\ source', MC _COMS. h"
#include "TargetObj. h"
#include "MessageLog .h"
/ / - -- - - - --------------- - -- - - - - --------------- ---- - - - - -- - - ------- - - -- - - -- -- ---
class TComChannelObjl1
I
public TComponent
pr i ve t e :
protected:
static DWORD PktID;
TMessageLog *MessageLog;
virtual void DebugMessage lAnsiString Message);
public:
AnsiString Name;
AnsiString Type;
int ID;
// Name of Channel
/ / Type of Channel
// Channel Driver ID
WORD InfoLength;
virtual void SetMessageLoglTMessageLog *NewMessageLog);
// constructor and destructor
I/ TComChannelObj ITMessageLog *NewMessageLog, TComponent *AOwner);
fastcall TComChannelObj(TComponent *AOwner);
fastcall vi rt uaL ...TComChannelOb) (voidl,
II write raw data to the channel
virtual void WriteDatalint Num, void *Datal 0;
/1 data packet handlIng
virtual bool AddTxPacket(void *Msgl ; 0;
virtual voLd- GetTxPacket (void) = 0;
virtual bool Addlnfo(void *Info) = 0;
II clear packet queue
virtual void ClearPending (void) 0;
// open and close of channel
virtual bool Connect (void) = 0;
virtual bool Disconnect(void} = 0;
// load and save channel info
virtual baal Load(TStream *InStrearn) = 0;
virtual baal Load(AnsiString Regkey) = 0;
virtual baal Save (TStream *OutStream) = 0;
virtual boo I SavelAnsiString Regkey) = 0;
} ;
DWORD TComChannelObj: :PktID;
//---------------------------------------------------------------------------
#endi f//---------------------------------------------------------------------------
#ifndef FlFOH
#define FlFOH
#include "windows.h"
//---------------------------------------------------------------------------
typedef enum
I
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FIFO CLAMP,
FIFO=OVERWRITE
TFlFOMode:
//---------------------------------------------------------------------------
class r rr ro
I
private:
vo i d *. Items;
int Inldx;
int Ou t Ldx :
int Size;
TF1FOMode Mode;
boo I Full;
boo I Empty;
protected:
public:
/1 constructor and ~estructor
TFIFO (int FSize, TFlFOMode FMode);
virtual -TFlFO ();
/ / access operators
vo i d- Pop(void);
boo I Push (void -+ Item);
int Count (void);
void Clear (void);
I;
/ / -- - -- - ---- -------- -------- ---- ---- -------- - - ---- - - - --- ------ - --------- -----
ijendi f//---------------------------------------------------------------------------
Ifl fndef ModConH
Hdefine ModConH
/ / ---- ------ - - ------ - - - - - - ----- - - - -- - - - - - --- -- -- - - - - - - - --- --- - ---------------
#include "TargetObj. h"
/ / --- - - - - - -- - - - - - -- - - -- -------- - - - - -- -- ------ - - - - -- ----------- ----------- ----
typedef struet
I
WORD Reserved;
} TModConlnfo;
typedef enum
I
DATA TYPE_UINT,
DATA TYPE INT
TDataTypes;
//---------------------------------------------------------------------------
class TModCon: public TTargetObj
I
private:
AnsiString HexConvprog;
AnsiString HexDldProg;
AnsiString HexFile;
AnsiString OutFile;
inline void SetPacxetlnfo(TComsCmd Cmd, TMsgFlags Flags,
void * Pkt, BYTE * Pk t Da t al •
protected:
virtual vo ide GetCmdPkt (TClientObj * Client, TComsCmd CMD, TMsgFlags Flags,
const void * Data, BYTE DataType, int Num);
public;
// constructor and destructor
TModCon (void);
-TModCon (void);
baal SendProgram(TStream *InStream);
boo l SendProgram(AnsiString Filename);
/ / send command to target
virtual baal SendCmd(TClientObj *Client, TComsCmd Cmd, TMsgFlags Flags, const int *Data, int Num);
virtual bool SendCrnd(TClientObj *Client, TComsCmd Cmd, TMsgFlags Flags, const UINT *Data, int Num);
/ / build packet and return pointer
virtual void* GetCmdPkt (TClientObj * Client, TComsCmd Cmd, TMsgFlaqs Flags, canst int * Data, int Num) I
return GetCmdPkt (Client, Cmd, Flags, Data, DATA TYPE INT, Num); )
virtual void* GetCmdPkt (TClientObj * Client, TComsCmd Cmd-:- TMsgFlags Flags, canst UINT * Data, int Num) {
return GetCmdPkt (Client, Cmd, Flags, Data, DATA_TYPE_UINT, Num); }
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II return list of variables defined for target
void GetVarList(TStringList *Listli
1/ handle message received from server
virtual void ReceivePkt (void* Buffer, DWORDNum);
// add target info and return num of bytes added
virtual void Initialize(void);
bool Load (TStream * lnStrearn);
bool Load(AnsiString Regkey);
bool Save (TStream • OutStream) ;
bool Save (AnsiString Regkey);
J;
//---------------------------------------------------------------------------
ë end i f//---------------------------------------------------------------------------
fliEndef NPipeChannelClientH
~define NPipeChannelClientH
Hlnclude "syncobjs.hpp"
flinclude "ComChannelObJ.h"
#Include "NPipeChannelClientThread.h"
ë l nc Iude .. \ PWServer\ NPipeServiceThreadObj. h"
ë i nc Iude "FIFO.h"
//---------------------------------------------------------------------------
t ypede f enum
I
NEXT_NONE,
NEXT_LP,
NEXT_NP,
NEXT HP
TNe x t Pr i.o r Lt y s
//---------------------------------------------------------------------------
class TNPipeChannelClientThread;
class TNPipeChannelClient : public TComChannelObj
I
private:
II queues for packets (priority based)
TFI FO •QueueLP;
TFI FO +QueueNP;
TFI FO •QueueHP;
AnsiString NPipeServer;
TNextPriority NextAvailable;
// thread that handles overlapped I/O with server
TNP ipeChanne ICI ien tThread ..ComChannel Thread;
// critical section for FIFO access
TCriticalSection +CriticalSection:
/1 CRITICAL SECTION CriticalSection;
protected:
public:
baal Connected;
boo I TestAccess;
I I constructor and destructor
fastcall TNPipeChannelClient(TComponent ·AOwner);
fastcall ~TNPipeChannelClient(void);
II write raw data to the channel
virtual void WriteData(int Num, void "Da t al ,
virtual void SetMessageLog(TMessageLog ·NewMessageLog);
// data packet handling
virtual boo I AddTxPacket (void ·Msg);
virtual void+ GetTxPacket(void);
virtual bool Addlnfo rvot d > Info);
II clear packet queue
virtual void ClearPending(void);
II open and close of channel
virtual baal Connect(void);
virtual baal Disconnect(void);
I/ load and save channel info
virtual boo I Load (TStream • InStream) ;
virtual boo I Load (AnsiString Regkey);
virtual baal Save (TStream ·OutStream);
virtual boo I Save (AnsiString Regkey);
J;
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//---------------------------------------------------------------------------
#endi f
//---------------------------------------------------------------------------
iji f nde f NPipeChannelCl ien tThreadH
#deflne NPipeChannelClientThreadH
//---------------------------------------------------------------------------
ë i ncLude <Classes. hpp>
#include "PWError . h"
#include "TargetObj. h"
#include "NPipeChannelClient.h"
#include "MessageLog.h"
#ifdef NUM_OF_OBJ_HANDLES
#undef NUM OF OBJ HANDLES
#endif
#define NUM_Of_OBJ_HANDLES
#define OBJIDX_PIPE_READ
#define OBJIDX PIPE WRITE
#define OBJIDX_PIPE_OOWRITE
OBJIDX_PIPE_READ + 1
OBJIDX_PIPE_WRITE +
/ / -- - ----------- ---- ----- --- - --- - - ------ ------------- - -- ---- ---- -------- - - ---
class TNPipeChannelClient;
class TNPipeChannelClientThread public TThread
I
pr i ve t e :
void ConnectToPipe(void) thraw(EPWError);
void DisconnectFromPipe(voidJ throw(EPWError);
void TransmitMessage(void 'Msg) throw(EPWError);
void ReadMessage{void) throw (EPWError);
baal DispatchMessage(void);
BYTE *WriteBuffer;
BYTE *ReadBuffer;
DWORD WriteBufferSize;
DWQRDReadBufferSize;
DWORDBytesRead;
DWORDBytesToWr i te;
DWORDNextID;
HANDLE ObjHandlesl NUM_OF_OBJ_HANDLES] ;
bool PendingRead;
bool PendingWr i te;
bool Disconnecting;
II event objects and overlapped structures used for overlapped I/O
HANDLE ReadEvHandle;
HANDLE WriteEvHandle;
OVERLAPPED ReadOverlap;
OVERLAPPED WriteOverlap;
protected:
void fastcall Execute (void);
virtual void DebugMessage (AnsiString Message);
TMessageLog *MessageLog;
II synchronize
BYTE ·RTTReadBuffer;
DWORDRTTNumExpected;
TMsgFlags RTTFlags;
TTargetObj * RTTTarget ;
void fastcall ReturnToTarget (void);
public:
void SetMessageLog(TMessageLog *NewMessageLog);
TNPipeChannelClient * ComChannel;
AnsiString Pipename;
HANDLE Handle;
HANDLE DoWriteEvHandle;
bool Connected;
bool Idle;
fastcall TNPipeChannelClientThread (bool CreateSuspended);
fastcall virtual -TNPipeChannelClientThread (void);
bool Connect(void);
, ;
//---------------------------------------------------------------------------
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#endi f
//---------------------------------------------------------------------------
#lfndef PWErrorH
#define PWErrorH
Hioclude <vel. h>
#pragma hdrstop
//---------------------------------------------------------------------------
class EPWError
I
public:
enum ErrarID
COM_INVALID_PORT,
COM BAUD RATE,
COM=INVALID_PORT_NUMBER,
COM_PORT _ALREADY_OPEN,
COM PORT NOT OPEN,
COM=OPEN;- -
COM_WRITE,
COM_READ,
COM_CLOSE,
COM PURGE,
COM=GET_STATE,
COM_SET_STATE,
COM SETUP,
COM=SET_TIMEOUTS,
COM _CLEAR _ERROR,
PIPE_CREATE,
PIPE CONNECT,
PIPE -WRITE,
PIPE=READ,
PIPE DISCONNECT,
PIPE-SET STATE,
PIPE-BUSY,
P I PE -MAX INSTANCES,
PI PE=CANCEL_IO,
BUFFER _ALLOC,
fLUSH _FILE _BUFFERS,
EVENT CREATE HANDLE,
EVENT=SET, -
WAITFQRMO _FAILED,
WAITFQRMO _HANDLE_INDEX,
CMD INVALID LENGTH,
CMD=INVALID=LENGTH_FIELD,
SERVICE_CREATE_ERROR,
SET_SECURITY_ERROR
) ;
ErrarID Error;
DWORD Win32Error;
AnsiString Message;
II constructors
EPWError(ErrorID AError)i
EPWError(ErrorID A£rror, AnsiString AMessage);
EPWError(ErrorID AError, DWORD AWin32Error);
EPWError(ErrorID AError, AnsiString AMessage, DWQRD AWin32Error)i
) ;
/1---------------------------------------------------------------------------
Hendi f
/1---------------------------------------------------------------------------
Ui fndef TargetObjH
#define TargetObjH
#include <q r ids. hpp>
//---------------------------------------------------------------------------
typedef WORD TMsgFlags;
class TComChannelObj;
#include " .. \ModCon.100\Shared\Source\MC COMS.h"
#include "MessageLog.h"
#include "ClientObj. h"
//---------------------------------------------------------------------------
#define MSG FLAGS PRIORITY ANY- - -#define MSG_FLAGS_PRIORITY_LOW
OxOOOO
OxOOOl
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#define MSG_FLAGS_PRIORITY_NORM
Hdetine MSG_FLAGS_PRIORITY_HIGH
Ox0002
Ox0003
Hdetine MSG_FLAGS_DISCARD_PKT
Hdetine MSG_FLAGS_RET_EXPECTED
ëoe r ine MSG_FLAGS_BROADCAST_GROUP
Hdetine MSG_FLAGS_BROADCAST_ALL
(1«4 )
(1«5)
(1«6)
(1«7)
#define MSG_FLAGS_CNL_ACK
#define MSG_FLAGS_CNL_NACK
Hdetine MSG_FLAGS_TGT_ACK
#detine MSG_FLAGS_TGT_NACK
(1«8)
(1«9)
(1«10)
(1«11)
#detine MSG_FLAGS_TGT_REJECT
#define MSG_FLAGS_UNKNOWN_TYPE
(1«12)
(1«13)
//---------------------------------------------------------------------------
class TTargetObj;
typedef struct
(
DWQRD
WORD
WORD
WORD
rc i t entooj
TTargetObj
WORD
WORD
TMsglnfo;
MsgSize;
Tgtlnfoldxi
Cn!Infoldx;
Pktlnfoldxi
·Client;
* Target;
CTimeout;
Flags;
//---------------------------------------------------------------------------
class TTargetObj
private:
protected:
AnsiString Type;
public:
int GlO;
int DID;
AnsiString Name;
int ID; II Target spesific ID
TMessageLog * MessageLog ;
TComChannelObj .. ComChannel; // Cornrns channel
AnsiString ComChannelName;
WORD CmdlnfoSize;
TCmdlnfo ·Cmdlnfo;
AnsiString CmdlnfoHint;
TStringGrid ~CmdlnfoGrid;
// constructor and destructor
TTargetObj (void);
virtual -TTargetObj(void);
// download program code
virtual bool SendProgram (TStream * InStream) 0;
virtual bool SendProgram (AnsiString Filename) = 0;
// send command to target
virtual bool SendCmd(TClientObj *Client, TCornsCmd Cmd, TMsgFlags Flags, const int *Data, int Num) = 0;
virtual baal SendCmd(TClientObj *Client, TComsCmd Cmd, TMsgFlags Flags, const UINT *Data, int Num) = 0;
inline bool SendCmd(TComsCmd Cmd)
( return SendCmd (fTClientObj*) NULL, Cmd, MSG_FLAGS_PRIORITY_NORM, (const int* 1NULL, 0); ~
inline baal SendCmd(TClientObj *Client, TComsCmd Cmd)
{ return SendCmd (Client, Cmd, MSG_FLAGS_PRIORITY_NORM, (canst int* lNULL, 0); )
inline boo I SendCmd(TClientObj *Client, TComsCmd Cmd , TMsgFlags Flags)
l return SendCmd (Client, Cmd , Flags, (canst int*)NULL, 0); )
inline baal SendCmd(TClientObj *Client, TComsCmd Cmd, TMsgFlags Flags, int Data)
{ return SendCmd (Client, Cmd , Flags, (const int*) &Data, 1); )
inline bool SendCmd(TClientObj *Client, TComsCmd Cmd, TMsgFlags Flags, UINT Data)
{ return SendCmd (Cllent, Cmd, Flags. (canst UINT'"")sDa t a, I); }
// build packet and return pointer
virtual void" GetCmdPkt (TClientObj t Client, TComsCmd Cmd , TMsgFlags Flags, const int ..Data, int Num) = 0;
virtual void'" GetCmdPkt(TClientObj ·Client, TComsCmd Cmd. TMsgFlags Flags. canst UINT ·Data, int Num) = 0;
// handle message received from server
virtual void ReceivePkt r votd- Buffer, DWORD Num) 0;
// return list of variables defined for target
virtual void GetVarList{TStringList *List) = 0;
// add target info and return num of bytes added
virtual void Initialize(void) = 0;
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1/ load and save settings
virtual bool Load(TStream ·InStream) ~ 0;
v i r t ua I boo I Load (AnsiString Regkey) = 0;
virtual baal Save (TStream ·OutStream) = 0;
virtual boo I Save (AnsiString Regkey) = 0;
} ;
//---------------------------------------------------------------------------
Itendi f
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